US20010006117A1 - Mechanical -laser structure on printed circuit board and carrier - Google Patents
Mechanical -laser structure on printed circuit board and carrier Download PDFInfo
- Publication number
- US20010006117A1 US20010006117A1 US09/795,543 US79554301A US2001006117A1 US 20010006117 A1 US20010006117 A1 US 20010006117A1 US 79554301 A US79554301 A US 79554301A US 2001006117 A1 US2001006117 A1 US 2001006117A1
- Authority
- US
- United States
- Prior art keywords
- hole
- conductive layer
- plug
- forming
- laser
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/0011—Working of insulating substrates or insulating layers
- H05K3/0017—Etching of the substrate by chemical or physical means
- H05K3/0026—Etching of the substrate by chemical or physical means by laser ablation
- H05K3/0032—Etching of the substrate by chemical or physical means by laser ablation of organic insulating material
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/01—Dielectrics
- H05K2201/0183—Dielectric layers
- H05K2201/0187—Dielectric layers with regions of different dielectrics in the same layer, e.g. in a printed capacitor for locally changing the dielectric properties
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/095—Conductive through-holes or vias
- H05K2201/09581—Applying an insulating coating on the walls of holes
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/09654—Shape and layout details of conductors covering at least two types of conductors provided for in H05K2201/09218 - H05K2201/095
- H05K2201/09809—Coaxial layout
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
- H05K3/42—Plated through-holes or plated via connections
- H05K3/425—Plated through-holes or plated via connections characterised by the sequence of steps for plating the through-holes or via connections in relation to the conductive pattern
- H05K3/427—Plated through-holes or plated via connections characterised by the sequence of steps for plating the through-holes or via connections in relation to the conductive pattern initial plating of through-holes in metal-clad substrates
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
- H05K3/42—Plated through-holes or plated via connections
- H05K3/429—Plated through-holes specially for multilayer circuits, e.g. having connections to inner circuit layers
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/49155—Manufacturing circuit on or in base
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/49155—Manufacturing circuit on or in base
- Y10T29/49165—Manufacturing circuit on or in base by forming conductive walled aperture in base
Definitions
- the present invention relates to a printed circuit board. More particularly, the present invention relates to a mechanical-laser structure on a printed circuit board and a carrier.
- a trend for electrical products is to be light, short, small and thin. Not only the design of a circuit on a substrate but also the manufacturing technology of the substrate should be improved to meet these trends.
- a linewidth of the circuit is more narrowly formed to increase the layout density. Additionally, a diameter of a through hole is also narrower to speed up the operation of the circuit.
- the through hole is mostly formed by mechanical drilling in the current.
- the narrowest diameter of the through hole formed by mechanical drilling is 0.2 mm. This is the limitation of the machine, so is hard to reduce the diameter of the through hole more.
- the area occupied by the through hole is large.
- Laser drilling is another method of forming the through hole, and the diameter of the through hole formed by laser drilling is narrower than 0.2 mm, which means that laser drilling overcomes drawbacks of mechanical drilling.
- the substrate usually contains glass fiber layers which decrease the efficiency of laser drilling. As a result, the manufacturing cost and the manufacturing time are increased.
- the present invention provides a mechanical-laser structure on a printed circuit board and a carrier in which the routing density and RC delay are reduced.
- the invention provides a method for fabricating a mechanical-laser structure on a printed circuit board and a carrier.
- the method includes the following steps.
- a substrate is provided.
- a first through hole is formed in the substrate by mechanical drilling.
- An epoxy plug is formed within the first through hole.
- a conductive layer is formed on the substrate by compression.
- the conductive layer is patterned to form conducting wires and exposes the epoxy plug.
- a micro via is formed within the epoxy plug by laser drilling.
- the invention provides a mechanical-laser structure.
- a substrate having a first through hole is provided.
- a plug is formed within the first through hole.
- a second through hole is formed in the plug.
- the invention provides another mechanical-laser structure.
- a central layer having a first through hole is provided.
- a first conducting wire is formed on the central layer, and the first through hole is exposed.
- a first conductive layer is formed on a sidewall of the first through hole and coupled with the first conducting wire.
- An insulation layer is formed on the first conducting wire and fills the first through hole to form a plug.
- a second through hole is formed in the plug.
- a second conducting wire is formed on the insulation layer, and the second through hole is exposed.
- a second conductive layer is formed on a sidewall of the second through hole and coupled with the second conducting wire.
- FIGS. 1 through 5 are schematic, cross-sectional diagrams of mechanical-laser structure fabrication according to the invention.
- FIG. 6 is a schematic, cross-sectional diagram of a multi-layer printed circuit board having a mechanical-laser structure according to invention.
- FIGS. 1 through 5 are schematic, cross-sectional diagrams of mechanical-laser structure fabrication according to the invention.
- a substrate 100 is provided and both sides of the substrate 100 are covered by dielectric layers (not shown).
- a mechanical drilling process is performed to form a through hole 102 in the substrate 100 .
- the substrate 100 is formed by a prepreg such as FR-4 or BT (Bismaleimide-Triazine) resin.
- a diameter of the through hole 102 is about 0.2 mm.
- an insulation material (not shown) is applied on both sides of the substrate 100 , and then a printing process is performed. As a result, a plug 104 is formed within the through hole 102 (FIG. 1).
- the insulation material is preferably epoxy.
- a conductive layer (not shown) can be formed on a sidewall of the through hole 102 to serve as an electrical coupling between circuits (not shown) stacked in the substrate 100 .
- the step of forming the conductive layer includes, for example, electroplating.
- conductive layers 106 are formed on both sides of the substrate 100 by, for example, compression, in which the plug 104 is covered on its both sides also.
- the conductive layers 106 include copper or other conducting materials and are electrically coupled to each other through the conductive layer.
- the conductive layers 106 are patterned to form conducting wires 106 a , and a portion of the plug 104 on both sides is exposed.
- a laser drilling process is performed to form a micro via hole 108 in the plug 104 (FIG. 4), so that the plug 104 becomes a plug 104 a with the micro via hole 108 .
- a diameter of the micro via hole 108 is about 0.1 mm.
- a conductive layer 110 on a sidewall of the micro via hole 108 or a metal plug (not shown) within the micro via hole 108 is formed to couple with the conducting wires 106 a after forming the micro via hole 108 .
- the step of forming the conductive layer on the sidewall of the micro via hole 108 includes electroplating.
- the laser used for forming the micro via hole 108 includes a carbon dioxide laser or an Yttrium-Aluminum-Garnet (YAG) laser.
- a wavelength of the carbon dioxide laser is about 10.6 ⁇ m, and a beam size is about 0.1 mm.
- a wavelength of the Yttrium-Aluminum-Garnet laser is about 1.064 ⁇ m, and a beam size is about 0.05 mm.
- the number of pulses of the laser used is about 8 to 10 to form the micro via hole, whose diameter is, for example, about 0.2 mm and depth is, for example, about 0.2 mm in epoxy.
- the number of pulses of the laser is about 26 to 30 to form the same micro via hole in glass fiber.
- the invention is also suitable for forming a mechanical-laser structure on a double-sided substrate. Furthermore, the invention can be used to form a multi-layer printed circuit board with a laminate structure.
- FIG. 6 is a schematic, cross-sectional diagram of a multi-layer printed circuit board having a mechanical-laser structure according to invention.
- a multi-layer printed circuit board 216 is formed by alternately stacking a plurality of patterned conductive layers 202 b , 202 c , 202 d , 202 e and a plurality of insulation layers 200 .
- the conductive layers 202 b and 202 e are surfaces of the multi-layer printed circuit board 216 .
- the conductive layers 202 b , 202 c , 202 d , 202 e include copper or other conducting materials, and the insulation layers 200 include FR-4 or BT resin.
- dielectric layers (not shown) are formed on the conductive layers 202 b and 202 e , just like the substrate 100 described above.
- a through hole (not shown) is formed in the multi-layer printed circuit board 216 by a mechanical drilling process.
- a conductive layer 204 is formed on a sidewall of the through hole, so that the conductive layers 202 c , 202 d are coupled with each other by the conductive layer 204 .
- the conductive layer 204 includes copper or other conducting materials, and the step of forming the conductive layer 204 includes electroplating.
- Insulation layers 214 such as epoxy are formed over both sides of the multi-layer printed circuit board 216 and the through hole is also filled.
- Conductive layers (not shown) are formed on the insulation layers 214 by, for example, compression, and then the conductive layers are patterned to form conducting wires 202 a and 202 f .
- the conductive wires 202 a and 202 f include copper or other conducting materials.
- Openings 210 and 212 may be formed in the insulation layers 214 depending on an actual need, and conductive layers 218 are formed in the openings 210 and 212 .
- the conductive wires 202 a and 202 f are electrically coupled with the conductive layers 202 b and 202 e , respectively.
- the openings 210 and 212 can be further filled with an insulation material (not shown).
- a micro via which is to be filled with insulating material to form a plug 206 , is formed in the insulation layer 214 within the through hole in the multi-layer printed circuit board 216 by a laser drilling process.
- a diameter of the micro via is narrower than the through hole.
- a conductive layer 208 is formed on a sidewall of the micro via by, for example, electroplating, so that the conducting wires 202 a are coupled with the conducting wires 202 f by the conductive layer 208 .
- the conducting wires 202 a can also be coupled with the conducting wires 202 f by forming a metal plug within the micro via.
- the conductive layer 208 is used.
- the conductive layer 208 includes copper or other conducting materials.
- the plug 206 then is formed within the micro via in the subsequent process.
- a printed circuit board having a through hole is described.
- the invention is not restricted by the above descriptions.
- the invention is also suitable for forming a printed circuit board having a blind hole or a printed circuit board having a buried hole.
- a mechanical drilling process is first performed to form a through hole.
- the mechanical drilling process needs only a short manufacturing time with low manufacturing cost.
- Epoxy is used to form a plug in the through hole with an advantage that a laser can more easily remove epoxy than glass fiber.
- a laser drilling process is performed to form a micro via in the plug. By using epoxy to form the plug, the efficiency of laser drilling is improved, so that the manufacturing cost and the manufacturing time are reduced. Additionally, the micro via formed by laser drilling is narrower, so that the area occupied is reduced.
- the conductive layers can be formed on the sidewall of the through hole and the micro via, so that the circuits in different layers or the conducting wires on different sides of the substrate are coupled.
- the layout density is increased, and the routing density is reduced. Furthermore, RC delay is reduced.
- the invention can be used in many applications such as high density interconnection printed circuit board (HDIPCB), chip scale package (CSP), ball grid array substrate (BGA), flip chip and so on.
- HDIPCB high density interconnection printed circuit board
- CSP chip scale package
- BGA ball grid array substrate
- flip chip flip chip
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Optics & Photonics (AREA)
- Manufacturing & Machinery (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Production Of Multi-Layered Print Wiring Board (AREA)
- Printing Elements For Providing Electric Connections Between Printed Circuits (AREA)
- Laser Beam Processing (AREA)
Abstract
A mechanical-laser structure on a printed circuit board and a carrier. A method for fabricating the mechanical-laser structure includes the following steps. A substrate is provided. A first through hole is formed in the substrate by mechanical drilling An epoxy plug is formed within the first through hole. A conductive layer is formed on the substrate by compression. The conductive layer is patterned to form conducting wires and exposes the epoxy plug. A micro via is formed within the epoxy plug by laser drilling.
Description
- This application claims the priority benefit of Taiwan application serial no. 88103571, filed Mar. 9, 1999, the full disclosure of which is incorporated herein by reference.
- 1. Field of the Invention
- The present invention relates to a printed circuit board. More particularly, the present invention relates to a mechanical-laser structure on a printed circuit board and a carrier.
- 2. Description of the Related Art
- A trend for electrical products is to be light, short, small and thin. Not only the design of a circuit on a substrate but also the manufacturing technology of the substrate should be improved to meet these trends. A linewidth of the circuit is more narrowly formed to increase the layout density. Additionally, a diameter of a through hole is also narrower to speed up the operation of the circuit.
- The through hole is mostly formed by mechanical drilling in the current. The narrowest diameter of the through hole formed by mechanical drilling is 0.2 mm. This is the limitation of the machine, so is hard to reduce the diameter of the through hole more. The area occupied by the through hole is large. Furthermore, it is also more difficult to reduce the routing density, so RC delay is large. Laser drilling is another method of forming the through hole, and the diameter of the through hole formed by laser drilling is narrower than 0.2 mm, which means that laser drilling overcomes drawbacks of mechanical drilling. However, the substrate usually contains glass fiber layers which decrease the efficiency of laser drilling. As a result, the manufacturing cost and the manufacturing time are increased.
- Accordingly, the present invention provides a mechanical-laser structure on a printed circuit board and a carrier in which the routing density and RC delay are reduced.
- To achieve these and other advantages and in accordance with the purpose of the invention, as embodied and broadly described herein, the invention provides a method for fabricating a mechanical-laser structure on a printed circuit board and a carrier. The method includes the following steps. A substrate is provided. A first through hole is formed in the substrate by mechanical drilling. An epoxy plug is formed within the first through hole. A conductive layer is formed on the substrate by compression. The conductive layer is patterned to form conducting wires and exposes the epoxy plug. A micro via is formed within the epoxy plug by laser drilling.
- To achieve these and other advantages and in accordance with the purpose of the invention, as embodied and broadly described herein, the invention provides a mechanical-laser structure. A substrate having a first through hole is provided. A plug is formed within the first through hole. A second through hole is formed in the plug.
- To achieve these and other advantages and in accordance with the purpose of the invention, as embodied and broadly described herein, the invention provides another mechanical-laser structure. A central layer having a first through hole is provided. A first conducting wire is formed on the central layer, and the first through hole is exposed. A first conductive layer is formed on a sidewall of the first through hole and coupled with the first conducting wire. An insulation layer is formed on the first conducting wire and fills the first through hole to form a plug. A second through hole is formed in the plug. A second conducting wire is formed on the insulation layer, and the second through hole is exposed. A second conductive layer is formed on a sidewall of the second through hole and coupled with the second conducting wire.
- By using epoxy, the efficiency of laser drilling is improved. As a result, the manufacturing time and the manufacturing cost are decreased. Since the micro via is formed by laser drilling, the diameter of the micro via is narrower. The layout density is increased. Furthermore, the routing density and RC delay are reduced.
- It is to be understood that both the foregoing general description and the following detailed description are exemplary, and are intended to provide further explanation of the invention as claimed.
- The accompanying drawings are included to provide a further understanding of the invention, and are incorporated in and constitute a part of this specification. The drawings illustrate embodiments of the invention and, together with the description, serve to explain the principles of the invention. In the drawings, FIGS. 1 through 5 are schematic, cross-sectional diagrams of mechanical-laser structure fabrication according to the invention; and
- FIG. 6 is a schematic, cross-sectional diagram of a multi-layer printed circuit board having a mechanical-laser structure according to invention.
- Reference will now be made in detail to the present preferred embodiments of the invention, examples of which are illustrated in the accompanying drawings. Wherever possible, the same reference numbers are used in the drawings and the description to refer to the same or like parts.
- FIGS. 1 through 5 are schematic, cross-sectional diagrams of mechanical-laser structure fabrication according to the invention.
- Referring to FIG. 1, a
substrate 100 is provided and both sides of thesubstrate 100 are covered by dielectric layers (not shown). A mechanical drilling process is performed to form a throughhole 102 in thesubstrate 100. Thesubstrate 100 is formed by a prepreg such as FR-4 or BT (Bismaleimide-Triazine) resin. A diameter of thethrough hole 102 is about 0.2 mm. - Referring to FIG. 2, an insulation material (not shown) is applied on both sides of the
substrate 100, and then a printing process is performed. As a result, aplug 104 is formed within the through hole 102 (FIG. 1). The insulation material is preferably epoxy. Additionally, before theplug 104 is filled into the through hole 102 (FIG. 1), a conductive layer (not shown) can be formed on a sidewall of the throughhole 102 to serve as an electrical coupling between circuits (not shown) stacked in thesubstrate 100. The step of forming the conductive layer includes, for example, electroplating. - Referring to FIG. 3,
conductive layers 106 are formed on both sides of thesubstrate 100 by, for example, compression, in which theplug 104 is covered on its both sides also. Theconductive layers 106 include copper or other conducting materials and are electrically coupled to each other through the conductive layer. - Referring to FIG. 4, the
conductive layers 106 are patterned to form conductingwires 106 a, and a portion of theplug 104 on both sides is exposed. - Referring to FIG. 5, a laser drilling process is performed to form a micro via
hole 108 in the plug 104 (FIG. 4), so that theplug 104 becomes a plug 104 a with the micro viahole 108. A diameter of the micro viahole 108 is about 0.1 mm. Furthermore, a conductive layer 110 on a sidewall of the micro viahole 108 or a metal plug (not shown) within the micro viahole 108 is formed to couple with the conductingwires 106 a after forming the micro viahole 108. The step of forming the conductive layer on the sidewall of the micro viahole 108 includes electroplating. - The laser used for forming the micro via
hole 108 includes a carbon dioxide laser or an Yttrium-Aluminum-Garnet (YAG) laser. A wavelength of the carbon dioxide laser is about 10.6 μm, and a beam size is about 0.1 mm. A wavelength of the Yttrium-Aluminum-Garnet laser is about 1.064 μm, and a beam size is about 0.05 mm. - The number of pulses of the laser used is about 8 to 10 to form the micro via hole, whose diameter is, for example, about 0.2 mm and depth is, for example, about 0.2 mm in epoxy. The number of pulses of the laser is about 26 to 30 to form the same micro via hole in glass fiber.
- The invention is also suitable for forming a mechanical-laser structure on a double-sided substrate. Furthermore, the invention can be used to form a multi-layer printed circuit board with a laminate structure.
- FIG. 6 is a schematic, cross-sectional diagram of a multi-layer printed circuit board having a mechanical-laser structure according to invention.
- Referring to FIG. 6, a multi-layer printed
circuit board 216 is formed by alternately stacking a plurality of patternedconductive layers conductive layers circuit board 216. Theconductive layers conductive layers substrate 100 described above. - A through hole (not shown) is formed in the multi-layer printed
circuit board 216 by a mechanical drilling process. Aconductive layer 204 is formed on a sidewall of the through hole, so that theconductive layers conductive layer 204. Theconductive layer 204 includes copper or other conducting materials, and the step of forming theconductive layer 204 includes electroplating. - Insulation layers214 such as epoxy are formed over both sides of the multi-layer printed
circuit board 216 and the through hole is also filled. Conductive layers (not shown) are formed on the insulation layers 214 by, for example, compression, and then the conductive layers are patterned to form conductingwires conductive wires Openings conductive layers 218 are formed in theopenings conductive wires conductive layers openings - A micro via, which is to be filled with insulating material to form a
plug 206, is formed in theinsulation layer 214 within the through hole in the multi-layer printedcircuit board 216 by a laser drilling process. A diameter of the micro via is narrower than the through hole. Aconductive layer 208 is formed on a sidewall of the micro via by, for example, electroplating, so that the conductingwires 202 a are coupled with the conductingwires 202 f by theconductive layer 208. However, the conductingwires 202 a can also be coupled with the conductingwires 202 f by forming a metal plug within the micro via. In the embodiment, theconductive layer 208 is used. Theconductive layer 208 includes copper or other conducting materials. Theplug 206 then is formed within the micro via in the subsequent process. - In the invention, a printed circuit board having a through hole is described. However, the invention is not restricted by the above descriptions. The invention is also suitable for forming a printed circuit board having a blind hole or a printed circuit board having a buried hole.
- In the embodiments above, a mechanical drilling process is first performed to form a through hole. The mechanical drilling process needs only a short manufacturing time with low manufacturing cost. Epoxy is used to form a plug in the through hole with an advantage that a laser can more easily remove epoxy than glass fiber. A laser drilling process is performed to form a micro via in the plug. By using epoxy to form the plug, the efficiency of laser drilling is improved, so that the manufacturing cost and the manufacturing time are reduced. Additionally, the micro via formed by laser drilling is narrower, so that the area occupied is reduced.
- The conductive layers can be formed on the sidewall of the through hole and the micro via, so that the circuits in different layers or the conducting wires on different sides of the substrate are coupled. By the formation, the layout density is increased, and the routing density is reduced. Furthermore, RC delay is reduced.
- The invention can be used in many applications such as high density interconnection printed circuit board (HDIPCB), chip scale package (CSP), ball grid array substrate (BGA), flip chip and so on.
- It will be apparent to those skilled in the art that various modifications and variations can be made to the structure of the present invention without departing from the scope or spirit of the invention. In view of the foregoing, it is intended that the present invention cover modifications and variations of this invention provided they fall within the scope of the following claims and their equivalents.
Claims (18)
1. A method for fabricating a mechanical-laser structure on a printed circuit board and a carrier, the method comprising:
providing a substrate;
forming a first through hole in the substrate by mechanical drilling;
forming a plug within the first through hole;
forming a first conductive layer on the substrate and the plug;
patterning the first conductive layer to form conducting wires, wherein the plug is exposed; and
forming a second through hole in the plug by a laser for laser drilling, wherein a diameter of the second through hole is narrower than the first through hole.
2. The method of , wherein the method further comprises forming a second conductive layer on a sidewall of the first through hole before forming the plug within the first through hole.
claim 1
3. The method of , wherein the step of forming the second conductive layer includes electroplating.
claim 2
4. The method of , wherein a conductive material fills the second through hole after forming the second through hole.
claim 1
5. The method of , wherein a third conductive layer is formed on a sidewall of the second through hole after forming the second through hole.
claim 1
6. The method of , wherein the step of forming the third conductive layer includes electroplating.
claim 5
7. The method of , wherein the laser used for forming the second through hole includes carbon dioxide laser.
claim 1
8. The method of , wherein the laser used for forming the second through hole includes Yttrium-Aluminum-Garnet laser.
claim 1
9. A mechanical-laser structure, the structure comprising:
a substrate having at least a first through hole; and
a plug within the first through hole, wherein a second through hole is formed in the plug, and a diameter of the second through hole is narrower than the first through hole.
10. The structure of , wherein the plug includes epoxy.
claim 9
11. The structure of , wherein a first conductive layer is formed on the substrate and exposes a portion of the second through hole.
claim 9
12. The structure of , wherein a second conductive layer, which is coupled with the first conductive layer, is located on a sidewall of the second through hole.
claim 11
13. The structure of , wherein the conductive layer comprises a patterned circuit layer.
claim 11
14. A substrate having a mechanical-laser structure, the structure comprising:
a central layer having at least a first through hole;
a first conducting wire on the central layer, wherein the first through hole is uncovered;
a first conductive layer on a sidewall of the first through hole, wherein the first conducting wire is coupled with the first conductive layer;
an insulation layer enclosing over the substrate including the first conducting wire, wherein the insulation layer also fills the first through hole to form a plug, and a second through hole whose diameter is narrower than the first through hole is formed within the plug;
a second conducting wire on the insulation layer, wherein a portion of the second through hole remains exposed; and
a second conductive layer on a sidewall of the second through hole, wherein the second conducting wire is coupled with the second conductive layer.
15. The structure of , wherein the insulation layer includes epoxy.
claim 14
16. The structure of , wherein the central layer is formed by alternately stacking a plurality of patterned third conductive layers and a plurality of insulation layers.
claim 14
17. The structure of , wherein some of the third conductive layers are coupled with the first conductive layer.
claim 16
18. The structure of , wherein a blind hole is formed in the insulation layer, and a fourth conductive layer which is coupled with the first conducting wire and the second wire is formed in the blind hole.
claim 14
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/795,543 US20010006117A1 (en) | 1999-03-09 | 2001-02-28 | Mechanical -laser structure on printed circuit board and carrier |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW088103571A TW411737B (en) | 1999-03-09 | 1999-03-09 | A 2-stage process to form micro via |
TW88103571 | 1999-03-09 | ||
US09/306,340 US6353999B1 (en) | 1999-03-09 | 1999-05-06 | Method of making mechanical-laser structure |
US09/795,543 US20010006117A1 (en) | 1999-03-09 | 2001-02-28 | Mechanical -laser structure on printed circuit board and carrier |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/306,340 Division US6353999B1 (en) | 1999-03-09 | 1999-05-06 | Method of making mechanical-laser structure |
Publications (1)
Publication Number | Publication Date |
---|---|
US20010006117A1 true US20010006117A1 (en) | 2001-07-05 |
Family
ID=21639908
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/306,340 Expired - Lifetime US6353999B1 (en) | 1999-03-09 | 1999-05-06 | Method of making mechanical-laser structure |
US09/795,543 Abandoned US20010006117A1 (en) | 1999-03-09 | 2001-02-28 | Mechanical -laser structure on printed circuit board and carrier |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/306,340 Expired - Lifetime US6353999B1 (en) | 1999-03-09 | 1999-05-06 | Method of making mechanical-laser structure |
Country Status (3)
Country | Link |
---|---|
US (2) | US6353999B1 (en) |
JP (1) | JP2000261117A (en) |
TW (1) | TW411737B (en) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090002958A1 (en) * | 2007-06-28 | 2009-01-01 | Yonggang Li | Method of Forming a Substrate Core Structure Using Microvia Laser Drilling and Conductive Layer Pre-Patterning And Substrate Core Structure Formed According to the Method |
US20140053397A1 (en) * | 2012-08-27 | 2014-02-27 | Zhen Ding Technology Co., Ltd. | Method for manufacturing printed circuit board |
US20140290983A1 (en) * | 2013-03-29 | 2014-10-02 | Kinsus Interconnect Technology Corp. | Stacked multilayer structure |
CN116723640A (en) * | 2023-08-10 | 2023-09-08 | 四川超声印制板有限公司 | Multilayer PCB blind hole punching method |
CN119347342A (en) * | 2024-12-25 | 2025-01-24 | 四川超声印制板有限公司 | A laser drilling method for aluminum-based PCB board |
Families Citing this family (68)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100791281B1 (en) * | 1998-05-19 | 2008-01-04 | 이비덴 가부시키가이샤 | Manufacturing method of printed wiring board and printed wiring board |
KR20070086860A (en) * | 1998-09-03 | 2007-08-27 | 이비덴 가부시키가이샤 | Multilayer printed wiring board and its manufacturing method |
US6413102B2 (en) * | 1999-12-22 | 2002-07-02 | Micron Technology, Inc. | Center bond flip chip semiconductor carrier and a method of making and using it |
US6441479B1 (en) * | 2000-03-02 | 2002-08-27 | Micron Technology, Inc. | System-on-a-chip with multi-layered metallized through-hole interconnection |
TW525417B (en) * | 2000-08-11 | 2003-03-21 | Ind Tech Res Inst | Composite through hole structure |
US6930256B1 (en) | 2002-05-01 | 2005-08-16 | Amkor Technology, Inc. | Integrated circuit substrate having laser-embedded conductive patterns and method therefor |
US7334326B1 (en) | 2001-06-19 | 2008-02-26 | Amkor Technology, Inc. | Method for making an integrated circuit substrate having embedded passive components |
TWI286826B (en) * | 2001-12-28 | 2007-09-11 | Via Tech Inc | Semiconductor package substrate and process thereof |
US7633765B1 (en) | 2004-03-23 | 2009-12-15 | Amkor Technology, Inc. | Semiconductor package including a top-surface metal layer for implementing circuit features |
US6930257B1 (en) | 2002-05-01 | 2005-08-16 | Amkor Technology, Inc. | Integrated circuit substrate having laminated laser-embedded circuit layers |
US7670962B2 (en) | 2002-05-01 | 2010-03-02 | Amkor Technology, Inc. | Substrate having stiffener fabrication method |
US20080043447A1 (en) * | 2002-05-01 | 2008-02-21 | Amkor Technology, Inc. | Semiconductor package having laser-embedded terminals |
US7399661B2 (en) * | 2002-05-01 | 2008-07-15 | Amkor Technology, Inc. | Method for making an integrated circuit substrate having embedded back-side access conductors and vias |
US9691635B1 (en) | 2002-05-01 | 2017-06-27 | Amkor Technology, Inc. | Buildup dielectric layer having metallization pattern semiconductor package fabrication method |
US7548430B1 (en) | 2002-05-01 | 2009-06-16 | Amkor Technology, Inc. | Buildup dielectric and metallization process and semiconductor package |
US7028400B1 (en) * | 2002-05-01 | 2006-04-18 | Amkor Technology, Inc. | Integrated circuit substrate having laser-exposed terminals |
US7435912B1 (en) * | 2002-05-14 | 2008-10-14 | Teradata Us, Inc. | Tailoring via impedance on a circuit board |
US20040012097A1 (en) * | 2002-07-17 | 2004-01-22 | Chien-Wei Chang | Structure and method for fine pitch flip chip substrate |
US6759318B1 (en) * | 2003-04-15 | 2004-07-06 | Kinsus Interconnect Technology Corp. | Translation pad flip chip (TPFC) method for improving micro bump pitch IC substrate structure and manufacturing process |
US11081370B2 (en) | 2004-03-23 | 2021-08-03 | Amkor Technology Singapore Holding Pte. Ltd. | Methods of manufacturing an encapsulated semiconductor device |
US10811277B2 (en) | 2004-03-23 | 2020-10-20 | Amkor Technology, Inc. | Encapsulated semiconductor package |
US7145238B1 (en) | 2004-05-05 | 2006-12-05 | Amkor Technology, Inc. | Semiconductor package and substrate having multi-level vias |
US8826531B1 (en) | 2005-04-05 | 2014-09-09 | Amkor Technology, Inc. | Method for making an integrated circuit substrate having laminated laser-embedded circuit layers |
JP2007027451A (en) * | 2005-07-19 | 2007-02-01 | Shinko Electric Ind Co Ltd | Circuit board and its manufacturing method |
US20070062730A1 (en) * | 2005-08-22 | 2007-03-22 | Litton Systems, Inc. | Controlled depth etched vias |
US7589398B1 (en) | 2006-10-04 | 2009-09-15 | Amkor Technology, Inc. | Embedded metal features structure |
US7550857B1 (en) | 2006-11-16 | 2009-06-23 | Amkor Technology, Inc. | Stacked redistribution layer (RDL) die assembly package |
US7750250B1 (en) | 2006-12-22 | 2010-07-06 | Amkor Technology, Inc. | Blind via capture pad structure |
US7752752B1 (en) | 2007-01-09 | 2010-07-13 | Amkor Technology, Inc. | Method of fabricating an embedded circuit pattern |
JP5125166B2 (en) * | 2007-03-27 | 2013-01-23 | 日本電気株式会社 | Multilayer wiring board and manufacturing method thereof |
US8877565B2 (en) * | 2007-06-28 | 2014-11-04 | Intel Corporation | Method of forming a multilayer substrate core structure using sequential microvia laser drilling and substrate core structure formed according to the method |
US8323771B1 (en) | 2007-08-15 | 2012-12-04 | Amkor Technology, Inc. | Straight conductor blind via capture pad structure and fabrication method |
US8872329B1 (en) | 2009-01-09 | 2014-10-28 | Amkor Technology, Inc. | Extended landing pad substrate package structure and method |
US7960827B1 (en) | 2009-04-09 | 2011-06-14 | Amkor Technology, Inc. | Thermal via heat spreader package and method |
US8623753B1 (en) | 2009-05-28 | 2014-01-07 | Amkor Technology, Inc. | Stackable protruding via package and method |
US8222538B1 (en) | 2009-06-12 | 2012-07-17 | Amkor Technology, Inc. | Stackable via package and method |
US8471154B1 (en) | 2009-08-06 | 2013-06-25 | Amkor Technology, Inc. | Stackable variable height via package and method |
US8796561B1 (en) | 2009-10-05 | 2014-08-05 | Amkor Technology, Inc. | Fan out build up substrate stackable package and method |
US8937381B1 (en) | 2009-12-03 | 2015-01-20 | Amkor Technology, Inc. | Thin stackable package and method |
US9691734B1 (en) | 2009-12-07 | 2017-06-27 | Amkor Technology, Inc. | Method of forming a plurality of electronic component packages |
US8536462B1 (en) | 2010-01-22 | 2013-09-17 | Amkor Technology, Inc. | Flex circuit package and method |
US8300423B1 (en) | 2010-05-25 | 2012-10-30 | Amkor Technology, Inc. | Stackable treated via package and method |
US8294276B1 (en) | 2010-05-27 | 2012-10-23 | Amkor Technology, Inc. | Semiconductor device and fabricating method thereof |
US8338229B1 (en) | 2010-07-30 | 2012-12-25 | Amkor Technology, Inc. | Stackable plasma cleaned via package and method |
US8717775B1 (en) | 2010-08-02 | 2014-05-06 | Amkor Technology, Inc. | Fingerprint sensor package and method |
US8337657B1 (en) | 2010-10-27 | 2012-12-25 | Amkor Technology, Inc. | Mechanical tape separation package and method |
US8482134B1 (en) | 2010-11-01 | 2013-07-09 | Amkor Technology, Inc. | Stackable package and method |
US9748154B1 (en) | 2010-11-04 | 2017-08-29 | Amkor Technology, Inc. | Wafer level fan out semiconductor device and manufacturing method thereof |
US8525318B1 (en) | 2010-11-10 | 2013-09-03 | Amkor Technology, Inc. | Semiconductor device and fabricating method thereof |
US8557629B1 (en) | 2010-12-03 | 2013-10-15 | Amkor Technology, Inc. | Semiconductor device having overlapped via apertures |
US8535961B1 (en) | 2010-12-09 | 2013-09-17 | Amkor Technology, Inc. | Light emitting diode (LED) package and method |
US9721872B1 (en) | 2011-02-18 | 2017-08-01 | Amkor Technology, Inc. | Methods and structures for increasing the allowable die size in TMV packages |
JP2012174874A (en) * | 2011-02-21 | 2012-09-10 | Fujitsu Ltd | Manufacturing method of printed wiring board and the printed wiring board |
US9013011B1 (en) | 2011-03-11 | 2015-04-21 | Amkor Technology, Inc. | Stacked and staggered die MEMS package and method |
KR101140113B1 (en) | 2011-04-26 | 2012-04-30 | 앰코 테크놀로지 코리아 주식회사 | Semiconductor device |
US8653674B1 (en) | 2011-09-15 | 2014-02-18 | Amkor Technology, Inc. | Electronic component package fabrication method and structure |
US8633598B1 (en) | 2011-09-20 | 2014-01-21 | Amkor Technology, Inc. | Underfill contacting stacking balls package fabrication method and structure |
US9029962B1 (en) | 2011-10-12 | 2015-05-12 | Amkor Technology, Inc. | Molded cavity substrate MEMS package fabrication method and structure |
CN103732008B (en) * | 2012-10-15 | 2017-03-01 | 富葵精密组件(深圳)有限公司 | Connecting sheet circuit board and the manufacture method of connecting sheet circuit board |
KR101366461B1 (en) | 2012-11-20 | 2014-02-26 | 앰코 테크놀로지 코리아 주식회사 | Semiconductor device and manufacturing method thereof |
US9799592B2 (en) | 2013-11-19 | 2017-10-24 | Amkor Technology, Inc. | Semicondutor device with through-silicon via-less deep wells |
US8957325B2 (en) | 2013-01-15 | 2015-02-17 | Fujitsu Limited | Optimized via cutouts with ground references |
KR101488590B1 (en) | 2013-03-29 | 2015-01-30 | 앰코 테크놀로지 코리아 주식회사 | Semiconductor device and manufacturing method thereof |
KR101607981B1 (en) | 2013-11-04 | 2016-03-31 | 앰코 테크놀로지 코리아 주식회사 | Interposer and method for manufacturing the same, and semiconductor package using the same |
US9960328B2 (en) | 2016-09-06 | 2018-05-01 | Amkor Technology, Inc. | Semiconductor device and manufacturing method thereof |
EP3698610A1 (en) * | 2017-10-18 | 2020-08-26 | MBDA UK Limited | Circuit assembly |
CN111010797A (en) * | 2018-10-08 | 2020-04-14 | 中兴通讯股份有限公司 | Circuit board, device and via forming method |
CN112930043A (en) * | 2021-01-29 | 2021-06-08 | 生益电子股份有限公司 | PCB ink hole plugging method and PCB |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5129142A (en) * | 1990-10-30 | 1992-07-14 | International Business Machines Corporation | Encapsulated circuitized power core alignment and lamination |
JPH04348595A (en) * | 1991-05-27 | 1992-12-03 | Hitachi Ltd | How to repair multilayer printed circuit board |
JP2819523B2 (en) * | 1992-10-09 | 1998-10-30 | インターナショナル・ビジネス・マシーンズ・コーポレイション | Printed wiring board and method of manufacturing the same |
US5421083A (en) * | 1994-04-01 | 1995-06-06 | Motorola, Inc. | Method of manufacturing a circuit carrying substrate having coaxial via holes |
US5949030A (en) * | 1997-11-14 | 1999-09-07 | International Business Machines Corporation | Vias and method for making the same in organic board and chip carriers |
-
1999
- 1999-03-09 TW TW088103571A patent/TW411737B/en not_active IP Right Cessation
- 1999-05-06 US US09/306,340 patent/US6353999B1/en not_active Expired - Lifetime
- 1999-05-27 JP JP11148846A patent/JP2000261117A/en active Pending
-
2001
- 2001-02-28 US US09/795,543 patent/US20010006117A1/en not_active Abandoned
Cited By (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090002958A1 (en) * | 2007-06-28 | 2009-01-01 | Yonggang Li | Method of Forming a Substrate Core Structure Using Microvia Laser Drilling and Conductive Layer Pre-Patterning And Substrate Core Structure Formed According to the Method |
US8440916B2 (en) * | 2007-06-28 | 2013-05-14 | Intel Corporation | Method of forming a substrate core structure using microvia laser drilling and conductive layer pre-patterning and substrate core structure formed according to the method |
US20130242498A1 (en) * | 2007-06-28 | 2013-09-19 | Yonggang Li | Method of forming a substrate core structure using microvia laser drilling and conductive layer pre-patterning and substrate core structure formed according to the method |
US9648733B2 (en) * | 2007-06-28 | 2017-05-09 | Intel Corporation | Method of forming a substrate core structure using microvia laser drilling and conductive layer pre-patterning and substrate core structure formed according to the method |
US20140053397A1 (en) * | 2012-08-27 | 2014-02-27 | Zhen Ding Technology Co., Ltd. | Method for manufacturing printed circuit board |
CN103635023A (en) * | 2012-08-27 | 2014-03-12 | 富葵精密组件(深圳)有限公司 | Manufacturing method of circuit boards |
US9066417B2 (en) * | 2012-08-27 | 2015-06-23 | Fukui Precision Component (Shenzhen) Co., Ltd. | Method for manufacturing printed circuit board |
US20140290983A1 (en) * | 2013-03-29 | 2014-10-02 | Kinsus Interconnect Technology Corp. | Stacked multilayer structure |
US9095084B2 (en) * | 2013-03-29 | 2015-07-28 | Kinsus Interconnect Technology Corp. | Stacked multilayer structure |
CN116723640A (en) * | 2023-08-10 | 2023-09-08 | 四川超声印制板有限公司 | Multilayer PCB blind hole punching method |
CN119347342A (en) * | 2024-12-25 | 2025-01-24 | 四川超声印制板有限公司 | A laser drilling method for aluminum-based PCB board |
Also Published As
Publication number | Publication date |
---|---|
TW411737B (en) | 2000-11-11 |
JP2000261117A (en) | 2000-09-22 |
US6353999B1 (en) | 2002-03-12 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6353999B1 (en) | Method of making mechanical-laser structure | |
US7919874B2 (en) | Chip package without core and stacked chip package structure | |
US7365006B1 (en) | Semiconductor package and substrate having multi-level vias fabrication method | |
US7015571B2 (en) | Multi-chips module assembly package | |
US7359590B2 (en) | Semiconductor device integrated with optoelectronic components | |
JP4992158B2 (en) | Three-dimensional aluminum package module and manufacturing method thereof | |
US9510453B2 (en) | Package carrier | |
US20060118931A1 (en) | Assembly structure and method for embedded passive device | |
US7754538B2 (en) | Packaging substrate structure with electronic components embedded therein and method for manufacturing the same | |
TW202145385A (en) | Substrate structure of embedded component and manufacturing method thereof disposing a chip structure which is defaulted to have a plurality of wire members in the groove | |
KR102134933B1 (en) | Wiring substrate and wiring substrate fabrication method | |
JP3577421B2 (en) | Package for semiconductor device | |
JP3899059B2 (en) | Electronic package having low resistance and high density signal line and method of manufacturing the same | |
US20050196898A1 (en) | Process of plating through hole | |
EP1344435B1 (en) | Parallel plane substrate | |
US7450793B2 (en) | Semiconductor device integrated with opto-electric component and method for fabricating the same | |
US20060237389A1 (en) | Method for fabricating interlayer conducting structure of circuit board | |
US20080043447A1 (en) | Semiconductor package having laser-embedded terminals | |
US12191240B2 (en) | Hybrid glass core for wafer level and panel level packaging applications | |
CN113745187A (en) | Carrier plate structure capable of increasing wiring area of core layer and manufacturing method thereof | |
US20040211594A1 (en) | Vertical routing structure | |
US6946727B2 (en) | Vertical routing structure | |
US20030022419A1 (en) | Method of fabricating vias in solder pads of a ball grid array (BGA) substrate | |
US7560306B2 (en) | Manufacturing process for chip package without core | |
US6429049B1 (en) | Laser method for forming vias |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |