TW202326836A - Substrate processing method and substrate processing system - Google Patents
Substrate processing method and substrate processing system Download PDFInfo
- Publication number
- TW202326836A TW202326836A TW111145161A TW111145161A TW202326836A TW 202326836 A TW202326836 A TW 202326836A TW 111145161 A TW111145161 A TW 111145161A TW 111145161 A TW111145161 A TW 111145161A TW 202326836 A TW202326836 A TW 202326836A
- Authority
- TW
- Taiwan
- Prior art keywords
- etching
- wafer
- distribution
- thickness
- amount distribution
- Prior art date
Links
- 238000012545 processing Methods 0.000 title claims abstract description 91
- 239000000758 substrate Substances 0.000 title claims description 38
- 238000003672 processing method Methods 0.000 title claims description 12
- 238000005530 etching Methods 0.000 claims abstract description 390
- 238000009826 distribution Methods 0.000 claims abstract description 163
- 238000000034 method Methods 0.000 claims abstract description 40
- 239000007788 liquid Substances 0.000 claims description 32
- 230000006870 function Effects 0.000 claims description 6
- 238000005507 spraying Methods 0.000 claims description 5
- 235000012431 wafers Nutrition 0.000 description 277
- 238000012546 transfer Methods 0.000 description 46
- 238000000227 grinding Methods 0.000 description 23
- 238000004140 cleaning Methods 0.000 description 16
- 238000005259 measurement Methods 0.000 description 15
- 238000004364 calculation method Methods 0.000 description 13
- 238000012360 testing method Methods 0.000 description 11
- 238000005498 polishing Methods 0.000 description 10
- 238000010586 diagram Methods 0.000 description 9
- 230000002093 peripheral effect Effects 0.000 description 8
- 239000000463 material Substances 0.000 description 7
- 238000005457 optimization Methods 0.000 description 5
- 238000007599 discharging Methods 0.000 description 4
- 230000001681 protective effect Effects 0.000 description 3
- 239000004065 semiconductor Substances 0.000 description 3
- 238000001039 wet etching Methods 0.000 description 3
- KRHYYFGTRYWZRS-UHFFFAOYSA-N Fluorane Chemical compound F KRHYYFGTRYWZRS-UHFFFAOYSA-N 0.000 description 2
- NBIIXXVUZAFLBC-UHFFFAOYSA-N Phosphoric acid Chemical compound OP(O)(O)=O NBIIXXVUZAFLBC-UHFFFAOYSA-N 0.000 description 2
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 2
- QAOWNCQODCNURD-UHFFFAOYSA-N Sulfuric acid Chemical compound OS(O)(=O)=O QAOWNCQODCNURD-UHFFFAOYSA-N 0.000 description 2
- 238000012937 correction Methods 0.000 description 2
- 230000007423 decrease Effects 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 238000002474 experimental method Methods 0.000 description 2
- 229910052710 silicon Inorganic materials 0.000 description 2
- 239000010703 silicon Substances 0.000 description 2
- GRYLNZFGIOXLOG-UHFFFAOYSA-N Nitric acid Chemical compound O[N+]([O-])=O GRYLNZFGIOXLOG-UHFFFAOYSA-N 0.000 description 1
- 229910004298 SiO 2 Inorganic materials 0.000 description 1
- BOTDANWDWHJENH-UHFFFAOYSA-N Tetraethyl orthosilicate Chemical compound CCO[Si](OCC)(OCC)OCC BOTDANWDWHJENH-UHFFFAOYSA-N 0.000 description 1
- NRTOMJZYCJJWKI-UHFFFAOYSA-N Titanium nitride Chemical compound [Ti]#N NRTOMJZYCJJWKI-UHFFFAOYSA-N 0.000 description 1
- 239000002253 acid Substances 0.000 description 1
- 239000000853 adhesive Substances 0.000 description 1
- 230000001070 adhesive effect Effects 0.000 description 1
- 229910000147 aluminium phosphate Inorganic materials 0.000 description 1
- 229910021417 amorphous silicon Inorganic materials 0.000 description 1
- 238000013459 approach Methods 0.000 description 1
- 238000009795 derivation Methods 0.000 description 1
- 238000001035 drying Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000009499 grossing Methods 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 229910017604 nitric acid Inorganic materials 0.000 description 1
- 238000000926 separation method Methods 0.000 description 1
- 238000004088 simulation Methods 0.000 description 1
- 239000004575 stone Substances 0.000 description 1
- XLYOFNOQVPJJNP-UHFFFAOYSA-N water Substances O XLYOFNOQVPJJNP-UHFFFAOYSA-N 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/304—Mechanical treatment, e.g. grinding, polishing, cutting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Weting (AREA)
- Drying Of Semiconductors (AREA)
Abstract
Description
本發明係關於一種基板處理方法及基板處理系統。The invention relates to a substrate processing method and a substrate processing system.
專利文獻1中,揭示一種基板處理方法,包含以下步驟:研磨基板的表面之研磨步驟、測定研磨後之該基板之厚度之測定步驟、基於測定出之該基板之厚度決定對該基板進行之濕式蝕刻處理之處理條件之條件決定步驟,以及基於決定之該處理條件向研磨後之該基板供給處理液而進行濕式蝕刻處理之步驟。
[先前技術文獻]
[專利文獻]
In
[專利文獻1]日本特開2018-147908號公報[Patent Document 1] Japanese Patent Laid-Open No. 2018-147908
[發明欲解決之課題][Problem to be solved by the invention]
依本發明之技術,可適當控制蝕刻處理後之蝕刻對象之表面形狀。 [解決課題之手段] According to the technology of the present invention, the surface shape of the etching object after etching can be properly controlled. [Means to solve the problem]
本發明之一態樣係處理基板之基板處理方法,其包含以下步驟:決定最佳蝕刻條件;以及,基於該最佳蝕刻條件,在使該基板之蝕刻對象旋轉的同時,一邊使蝕刻液供給部通過該蝕刻對象之旋轉中心之上方而在徑方向上來回移動,一邊從該蝕刻液供給部向該蝕刻對象之表面供給蝕刻液而蝕刻該表面;決定該最佳蝕刻條件之步驟,包含以下步驟:取得包含以複數之不同之蝕刻條件蝕刻該蝕刻對象之表面後之該蝕刻對象之徑方向之蝕刻量分布之學習資料;以及,以使利用該學習資料而透過以下式(1)~(6)預測出之第1蝕刻量分布與第1目標蝕刻量分布之第1殘差分布成為最小之方式,利用最小平方法將該第1蝕刻量分布之第1蝕刻條件最佳化。 ER scan(R)=ER ref(R)×Ratio scan(R)・・・(1) Ratio scan(R)=b 0×exp(b 1×T+b 2)+C・・・(2) b 0=f(S,V)・・・(3) b 1=f(S,V)・・・(4) b 2=f(S,V)・・・(5) T=(L-R)/V・・・(6) 其中, ER scan:使該蝕刻液供給部來回移動時之蝕刻量; ER ref:不使該蝕刻液供給部來回移動時之蝕刻量; Ratio scan:掃描比; R:自該蝕刻對象之中心之位置; T:未供給該蝕刻液之未噴吐時間; C:常數; S:使該蝕刻對象旋轉時之旋轉速度; V:使該蝕刻液供給部來回移動時之掃描速度; L:使該蝕刻液供給部來回移動時之掃描寬度。 [發明效果] One aspect of the present invention is a substrate processing method for processing a substrate, which includes the steps of: determining optimum etching conditions; and, based on the optimum etching conditions, supplying an etching solution while rotating an object to be etched on the substrate The part passes above the center of rotation of the etching object and moves back and forth in the radial direction, while supplying the etching liquid from the etching liquid supply part to the surface of the etching object to etch the surface; the step of determining the optimum etching conditions includes the following Steps: Obtain learning data that includes etching amount distribution in the radial direction of the etching object after etching the surface of the etching object with a plurality of different etching conditions; and use the learning data to pass the following formula (1)~( 6) In such a way that the first residual distribution between the predicted first etching amount distribution and the first target etching amount distribution becomes the smallest, the first etching condition of the first etching amount distribution is optimized by the least square method. ER scan (R)=ER ref (R)×Ratio scan (R)・・・(1) Ratio scan (R)=b 0 ×exp(b 1 ×T+b 2 )+C・・・(2) b 0 =f(S,V)・・・(3) b 1 =f(S,V)・・・(4) b 2 =f(S,V)・・・(5) T=(LR) /V・・・(6) Among them, ER scan : the etching amount when the etching liquid supply part is moved back and forth; ER ref : the etching amount when the etching liquid supply part is not moved back and forth; Ratio scan : scanning ratio; R : The position from the center of the etching object; T: The non-spraying time when the etching liquid is not supplied; C: Constant; S: The rotation speed when the etching object is rotated; V: The time when the etching liquid supply part is moved back and forth Scanning speed; L: scanning width when the etching liquid supply part is moved back and forth. [Invention effect]
透過本發明,可適當控制蝕刻處理後之蝕刻對象之表面形狀。Through the present invention, the surface shape of the etching object after etching treatment can be properly controlled.
半導體元件之製造步驟中,將表面形成有複數之電子電路等元件之半導體基板(以下稱為「晶圓」。)研磨而薄化,並且,將該晶圓之研磨面平滑化。研磨面之平滑化例如係一邊使晶圓旋轉,一邊從該晶圓之研磨面上方供給蝕刻液,亦即進行旋轉蝕刻。In the manufacturing process of semiconductor elements, a semiconductor substrate (hereinafter referred to as "wafer") on which a plurality of electronic circuits and other elements are formed on the surface is ground and thinned, and the polished surface of the wafer is smoothed. For smoothing the polished surface, for example, while rotating the wafer, an etchant is supplied from above the polished surface of the wafer, that is, spin etching is performed.
上述之專利文獻1中,揭示對研磨後之晶圓進行濕式蝕刻處理,而將因研磨處理而形成於晶圓的表面之損傷層去除。專利文獻1所記載之條件決定步驟中,基於在測定步驟中取得之晶圓之厚度,而決定供給處理液之噴嘴之動作、晶圓之轉速、處理液之供給量、處理液之供給時間、處理液之種類等,作為濕式蝕刻處理之條件。In the
但,如專利文獻1所揭示之方法,進行一邊使晶圓旋轉一邊供給處理液之旋轉蝕刻時,由於向晶圓表面供給之處理液因離心力而向徑方向外側通流之關係,難以進行精密之蝕刻控制。更具體而言,特別在晶圓之中心部,難以適當控制蝕刻處理後之晶圓之表面形狀。However, in the method disclosed in
故,本發明提出一種在使晶圓旋轉的同時,一邊使噴嘴在通過晶圓之中心之徑方向上來回移動(掃描),一邊從噴嘴向晶圓之表面供給蝕刻液而蝕刻該表面之方法。以下,將如此之蝕刻稱為「掃描蝕刻」。掃描蝕刻中,一邊對晶圓之中心部供給蝕刻液,一邊在該中心部之晶圓之表面產生蝕刻液之流動,藉此控制晶圓之表面形狀。Therefore, the present invention proposes a method in which while rotating the wafer, the nozzle is moved (scanned) back and forth in the radial direction passing through the center of the wafer, and an etching solution is supplied from the nozzle to the surface of the wafer to etch the surface. . Hereinafter, such etching is referred to as "scanning etching". In scanning etching, while supplying an etchant to the center of the wafer, the flow of the etchant is generated on the surface of the wafer at the center, thereby controlling the surface shape of the wafer.
此處,欲控制蝕刻處理後之晶圓之表面形狀,適當控制晶圓徑方向之蝕刻量分布(蝕刻剖面)至關重要。蝕刻量分布之控制,係藉由調整晶圓之旋轉速度(轉速)、噴嘴之來回移動時之掃描速度及掃描寬度等蝕刻條件(蝕刻配方),而得到目標之蝕刻量分布。Here, in order to control the surface shape of the wafer after etching, it is important to properly control the distribution of etching amount in the radial direction of the wafer (etching profile). The control of etching amount distribution is to obtain the target etching amount distribution by adjusting the etching conditions (etching formula) such as the rotation speed (rotational speed) of the wafer, the scanning speed and the scanning width when the nozzle moves back and forth.
但,以往之蝕刻量分布之控制,主要係由工程師預測蝕刻量分布之變動,並逐次取得關於蝕刻量分布之資料而與目標之蝕刻量分布對應,亦即以嘗試錯誤之方式進行。此情況下,蝕刻量分布之控制依存於工程師之能力,控制所需之作業時間及控制之完成度等可能產生個人差異。However, the control of etching amount distribution in the past is mainly carried out by engineers to predict the change of etching amount distribution, and obtain the information about etching amount distribution one by one to correspond to the target etching amount distribution, that is, it is carried out by trial and error. In this case, the control of etching amount distribution depends on the ability of the engineer, and individual differences may arise in the operating time required for control and the degree of completion of control.
依本發明之技術,在掃描蝕刻中適當預測蝕刻對象之徑方向之蝕刻量分布。以下,參照圖式說明依本實施態樣之晶圓處理系統及晶圓處理方法。又,在本說明書及圖式中,對於具有實質相同之機能構成之要素標示相同符號而省略重複說明。According to the technique of the present invention, the etching amount distribution in the radial direction of the etching object is appropriately predicted in scanning etching. Hereinafter, a wafer processing system and a wafer processing method according to this embodiment will be described with reference to the drawings. In addition, in this specification and drawings, the same code|symbol is attached|subjected to the element which has substantially the same functional structure, and repeated description is abbreviate|omitted.
依本實施態樣之後述之晶圓處理系統1中,如圖1所示,對由第1晶圓W與第2晶圓S接合而成之作為基板之重合晶圓T進行處理。以下,在第1晶圓W中,將與第2晶圓S接合之側的面稱為表面Wa,並將與表面Wa為相反側之面稱為背面Wb。同樣地,在第2晶圓S中,將與第1晶圓W接合之側的面稱為表面Sa,並將與表面Sa為相反側之面稱為背面Sb。In the
第1晶圓W例如係矽基板等半導體晶圓,並在表面Wa側形成包含複數之元件之元件層Dw。又,於元件層Dw更形成接合用膜Fw,並經由該接合用膜Fw與第2晶圓S接合。作為接合用膜Fw,例如使用氧化膜(THOX膜、SiO 2膜、TEOS膜)、SiC膜、SiCN膜或接著劑等。 The first wafer W is, for example, a semiconductor wafer such as a silicon substrate, and an element layer Dw including a plurality of elements is formed on the surface Wa side. Furthermore, a bonding film Fw is further formed on the element layer Dw, and the second wafer S is bonded via the bonding film Fw. As the bonding film Fw, for example, an oxide film (THOX film, SiO 2 film, TEOS film), SiC film, SiCN film, or an adhesive is used.
第2晶圓S例如具有與第1晶圓W相同之構成,並在表面Sa形成元件層Ds及接合用膜Fs。又,第2晶圓S無須為形成有元件層Ds之元件晶圓,例如亦可係支持第1晶圓W之支持晶圓。此情況下,第2晶圓S作為保護第1晶圓W之元件層Dw之保護材發揮機能。The second wafer S has, for example, the same configuration as that of the first wafer W, and the element layer Ds and the bonding film Fs are formed on the surface Sa. Also, the second wafer S does not need to be an element wafer on which the element layer Ds is formed, and may be, for example, a support wafer that supports the first wafer W. In this case, the second wafer S functions as a protective material for protecting the element layer Dw of the first wafer W.
如圖2所示,晶圓處理系統1具有將搬入搬出站2與處理站3連接成一體之構成。搬入搬出站2中,例如在與外部之間將可容納複數之重合晶圓T之匣盒C搬入及搬出。處理站3具備對重合晶圓T實施期望之處理之各種處理裝置。As shown in FIG. 2 , the
搬入搬出站2中設有載置複數例如3個匣盒C之匣盒載置台10。又,於匣盒載置台10之X軸負方向側,與該匣盒載置台10鄰接設置晶圓搬運裝置20。晶圓搬運裝置20在向Y軸方向延伸之搬運路21上自由移動。又,晶圓搬運裝置20例如具有將重合晶圓T固持搬運之2個搬運手臂22、22。各搬運手臂22向水平方向、鉛直方向、或繞水平軸及鉛直軸自由移動。又,搬運手臂22之構成不限於本實施態樣,可採用任意構成。並且,晶圓搬運裝置20可對匣盒載置台10之匣盒C及後述之傳遞裝置30搬運重合晶圓T。The loading/
搬入搬出站2中,在晶圓搬運裝置20之X軸負方向側,與該晶圓搬運裝置20鄰接設置用以在與處理站3之間傳遞重合晶圓T之傳遞裝置30。In the loading/
處理站3中例如設有3個處理區塊B1~B3。第1處理區塊B1、第2處理區塊B2及第3處理區塊B3從X軸正方向側(搬入搬出站2之側)向負方向側依序排列配置。For example, three processing blocks B1 to B3 are provided in the
第1處理區塊B1中設有蝕刻裝置40、厚度測定裝置41及晶圓搬運裝置50。蝕刻裝置40與厚度測定裝置41積層配置。又,蝕刻裝置40與厚度測定裝置41之數量及配置不限於此。An
蝕刻裝置40對經過後述之加工裝置80之研磨後之第1晶圓W之背面Wb(研磨面)進行蝕刻,而在將研磨後之第1晶圓W(重合晶圓T)進一步薄化的同時,去除因研磨處理而產生之研磨痕而將研磨面平滑化。又,蝕刻裝置40之詳細構成將在後續詳述。The
厚度測定裝置41在一例中具備測定部(未圖示)及計算部(未圖示)。測定部具備在複數位置測定蝕刻後之第1晶圓W之厚度之感測器。計算部從測定部之測定結果(第1晶圓W之厚度)取得第1晶圓W之厚度分布,並計算第1晶圓W之平坦度(TTV:Total Thickness Variation,總厚度變異)。又,該第1晶圓W之厚度分布及平坦度之計算,亦可由後述之控制裝置90進行,而取代該計算部。換言之,可在後述之控制裝置90內設置計算部(未圖示)。又,厚度測定裝置41之構成不限於此,而可係任意構成。The
晶圓搬運裝置50配置於傳遞裝置30之X軸負方向側。晶圓搬運裝置50例如具有將重合晶圓T固持搬運之2個搬運手臂51、51。各搬運手臂51向水平方向、鉛直方向,或繞水平軸及鉛直軸自由移動。並且,晶圓搬運裝置50可對傳遞裝置30、蝕刻裝置40、厚度測定裝置41、後述之洗淨裝置60、後述之厚度測定裝置61及後述之緩衝裝置62搬運重合晶圓T。The
於第2處理區塊B2設有洗淨裝置60、厚度測定裝置61、緩衝裝置62及晶圓搬運裝置70。洗淨裝置60、厚度測定裝置61及緩衝裝置62係積層配置。又,洗淨裝置60、厚度測定裝置61及緩衝裝置62之數量及配置不限於此。A
洗淨裝置60洗淨經過後述之加工裝置80之研磨後之第1晶圓W之背面Wb(研磨面)。例如,使刷具接觸背面Wb,而將該背面Wb刷擦洗淨。又,第1晶圓W之洗淨中亦可利用加壓後之洗淨液。又,洗淨裝置60亦可構成為可在洗淨第1晶圓W時同時洗淨第2晶圓S之背面Sb。The
厚度測定裝置61在一例中具備測定部(未圖示)及計算部(未圖示)。測定部具備在複數位置測定研磨後之第1晶圓W之厚度之感測器。計算部從測定部之測定結果(第1晶圓W之厚度)取得第1晶圓W之厚度分布,並計算第1晶圓W之平坦度(TTV)。又,該第1晶圓W之厚度分布及平坦度之計算可由後述之控制裝置90進行,而取代該計算部。換言之,可在後述之控制裝置90內設置計算部(未圖示)。又,厚度測定裝置61之構成不限於此,而可係任意構成。The thickness measurement device 61 includes a measurement unit (not shown) and a calculation unit (not shown) in one example. The measuring section includes sensors for measuring the thickness of the polished first wafer W at plural positions. The calculation unit obtains the thickness distribution of the first wafer W from the measurement result (thickness of the first wafer W) of the measurement unit, and calculates the flatness (TTV) of the first wafer W. In addition, the calculation of the thickness distribution and flatness of the first wafer W may be performed by the
緩衝裝置62暫時固持從第1處理區塊B1傳遞至第2處理區塊B2之處理前之重合晶圓T。緩衝裝置62之構成係任意。又,緩衝裝置62可具有調整相對於後述之吸盤83之重合晶圓T之中心位置及/或重合晶圓T之水平方向之面向之定位機構(未圖示)。The buffer device 62 temporarily holds the pre-processed superimposed wafer T transferred from the first processing block B1 to the second processing block B2. The configuration of the buffer device 62 is arbitrary. In addition, the buffer device 62 may have a positioning mechanism (not shown) for adjusting the center position of the overlapping wafer T and/or the horizontal orientation of the overlapping wafer T with respect to the
晶圓搬運裝置70例如配置於洗淨裝置60、厚度測定裝置61及緩衝裝置62之Y軸正方向側。晶圓搬運裝置70例如具有以未圖示之吸附固持面將重合晶圓T吸附固持並搬運之2個搬運手臂71、71。各搬運手臂71由多關節之手臂構件72支持,並向水平方向、鉛直方向,或繞水平軸及鉛直軸自由移動。並且,晶圓搬運裝置70可對蝕刻裝置40、厚度測定裝置41、洗淨裝置60、厚度測定裝置61、緩衝裝置62及後述之加工裝置80搬運重合晶圓T。The
第3處理區塊B3中設有加工裝置80。加工裝置80將第1晶圓W研磨薄化,而作為本發明之薄化裝置發揮機能。A
加工裝置80具有旋轉台81。旋轉台81透過旋轉機構(未圖示)以鉛直之旋轉中心線82為中心自由旋轉。旋轉台81上設有2個將重合晶圓T吸附固持之吸盤83。吸盤83在與旋轉台81相同之圓周上均等配置。2個吸盤83可藉由旋轉台81旋轉,而向傳遞位置A0及加工位置A1移動。又,2個吸盤83可分別透過旋轉機構(未圖示)而繞鉛直軸旋轉。The
傳遞位置A0中,進行重合晶圓T之傳遞。加工位置A1中配置有研磨單元84,其在以吸盤83吸附固持第2晶圓S之狀態下研磨第1晶圓W。研磨單元84具有研磨部85,其具備環狀形狀且可自由旋轉之研磨砥石(未圖示)。又,研磨部85可沿著支柱86向鉛直方向移動。In the transfer position A0, transfer of the overlapped wafer T is performed. A polishing
又,加工裝置80之構成不限於此。例如,可在旋轉台81上設置4個吸盤83,該4個吸盤83可在重合晶圓T之傳遞位置、進行第1晶圓W之粗研磨之粗研磨部(未圖示)、進行第1晶圓W之中研磨之中研磨部(未圖示)及進行第1晶圓W之精研磨之精研磨部(未圖示)之間移動。又,例如可在加工裝置80中設置在複數位置測定研磨後之第1晶圓W之厚度之厚度測定裝置(未圖示)。In addition, the structure of the
以上之晶圓處理系統1中設有控制裝置90。控制裝置90例如係具備CPU及記憶體等之電腦,並具有程式儲存部(未圖示)。程式儲存部中儲存控制晶圓處理系統1中之重合晶圓T之處理之程式。又,上述程式亦可係記錄於電腦可讀取之記錄媒體H,並從該記錄媒體H安裝至控制裝置90者。又,上述記錄媒體H可係暫時性亦可係非暫時性。The above
接著,說明上述之蝕刻裝置40之構成。如圖3所示,蝕刻裝置40具有作為基板固持部之晶圓固持部100、旋轉機構101及蝕刻液供給部102。Next, the configuration of the
晶圓固持部100在複數位置(本實施態樣中為3處)固持重合晶圓T之外緣部。又,晶圓固持部100之構成不限於圖示之例,例如晶圓固持部100亦可具備從下方吸附固持重合晶圓T之吸盤。旋轉機構101使固持於晶圓固持部100之重合晶圓T(第1晶圓W)以鉛直之旋轉中心線100a為中心旋轉。The
蝕刻液供給部102例如具有向固持於晶圓固持部100之第1晶圓W之背面Wb供給蝕刻液E之噴嘴。蝕刻液供給部102設於晶圓固持部100之上方,並可透過移動機構103向水平方向及鉛直方向移動。在一例中,蝕刻液供給部102可通過晶圓固持部100之旋轉中心線100a,亦即,如圖4所示般通過第1晶圓W之中心部上方來回移動(掃描移動)。又,以下之說明中,將蝕刻液供給部102之來回移動設為1循環。The
蝕刻液E中,為了適當蝕刻作為蝕刻對象之第1晶圓W之矽,至少含有氫氟酸、硝酸或混合酸。又,蝕刻液E中亦可含有磷酸或硫酸。又,蝕刻對象不限於第1晶圓W,例如亦可係非晶矽。又,本實施態樣之蝕刻對象不限於第1晶圓W之背面Wb。例如亦可適用於未經過加工裝置80之加工處理之晶圓之處理。例如,於背面Wb形成有膜時,該膜亦可作為蝕刻對象。The etchant E contains at least hydrofluoric acid, nitric acid, or a mixed acid in order to properly etch the silicon of the first wafer W to be etched. In addition, phosphoric acid or sulfuric acid may be contained in etching liquid E. Also, the etching target is not limited to the first wafer W, and may be amorphous silicon, for example. In addition, the etching target of this embodiment is not limited to the back surface Wb of the first wafer W. For example, it can also be applied to the processing of wafers that have not been processed by the
以上之蝕刻裝置40中,進行在使第1晶圓W旋轉的同時,一邊使蝕刻液供給部102來回移動,一邊從蝕刻液供給部102向第1晶圓W之背面Wb供給蝕刻液之掃描蝕刻。本實施態樣中,利用預測模型預測掃描蝕刻之蝕刻量分布。In the
蝕刻量分布之預測模型如圖5所示,係以固定掃描速度及左右對稱掃描之蝕刻條件進行掃描蝕刻時之模型。亦即,使蝕刻液供給部102來回移動時之掃描速度V為固定。又,蝕刻液供給部102之掃描寬度L從第1晶圓W之中心左右對稱,蝕刻液供給部102在掃描之一端部「+L」與掃描之另一端部「-L」之間來回移動。以下,將此掃描蝕刻之序列稱為「定速掃描序列」,並將導出之預測模型稱為「定速掃描模型」。The prediction model of etching amount distribution is shown in Fig. 5, which is the model when scanning etching is carried out under the etching conditions of fixed scanning speed and left-right symmetrical scanning. That is, the scanning speed V when the
定速掃描模型由以下式(1)~(6)構成。
ER
scan(R)=ER
ref(R)×Ratio
scan(R)・・・(1)
Ratio
scan(R)=b
0×exp(b
1×T+b
2)+C・・・(2)
b
0=f(S,V)・・・(3)
b
1=f(S,V)・・・(4)
b
2=f(S,V)・・・(5)
T=(L-R)/V・・・(6)
其中,
ER
scan:使蝕刻液供給部102來回移動時之蝕刻量;
ER
ref:不使蝕刻液供給部102來回移動時之蝕刻量;
Ratio
scan:掃描比;
R:自第1晶圓W之中心之位置;
T:未供給蝕刻液E之未噴吐時間;
C:常數;
S:使第1晶圓W旋轉時之旋轉速度;
V:使蝕刻液供給部102來回移動時之掃描速度;
L:使蝕刻液供給部102來回移動時之掃描寬度。
The constant velocity sweep model is constituted by the following equations (1) to (6). ER scan (R)=ER ref (R)×Ratio scan (R)・・・(1) Ratio scan (R)=b 0 ×exp(b 1 ×T+b 2 )+C・・・(2) b 0 =f(S,V)・・・(3) b 1 =f(S,V)・・・(4) b 2 =f(S,V)・・・(5) T=(LR) /V・・・(6) Among them, ER scan : the etching amount when the etching
上述式(3)~(5)中之函數係解析學習資料而決定。例如,以複數之不同蝕刻條件對測試晶圓進行定速掃描序列之蝕刻,並取得關於蝕刻量分布之學習資料。具體而言,變更測試晶圓之旋轉速度S、使蝕刻液供給部102來回移動時之掃描速度V及蝕刻液供給部102之掃描寬度L,而進行測試晶圓之蝕刻。此時,對於各測試晶圓之蝕刻之處理時間為相同。The functions in the above formulas (3)-(5) are determined by analyzing the learning data. For example, a test wafer is etched in a constant-speed scanning sequence with a plurality of different etching conditions, and learning materials about the distribution of etching amount are obtained. Specifically, the test wafer is etched by changing the rotation speed S of the test wafer, the scan speed V when the
各蝕刻條件下之測試晶圓之蝕刻,以預先決定之期望之時間實施。並且,取得測試晶圓之蝕刻量分布,並將該蝕刻量分布輸出至控制裝置90。再者,控制裝置90中,將輸出之各蝕刻條件下之蝕刻量分布壓縮成單位時間或單位循環內之蝕刻量分布(蝕刻率),並將該壓縮後之各蝕刻量分布作為學習資料儲存。The etching of the test wafer under each etching condition was performed at a predetermined desired time. And, the etching amount distribution of the test wafer is obtained, and the etching amount distribution is output to the
圖6係取得之學習資料之一例。使測試晶圓之旋轉速度S在S1~S5變化。使蝕刻液供給部102之掃描速度V在V1~V3變化。使蝕刻液供給部102之掃描寬度L在L1~L4變化。如此,對於複數(本例中為60種)之蝕刻條件取得蝕刻量分布。在各學習資料之圖表中,橫軸表示從測試晶圓之中心(橫軸之0(零))到一外端之徑方向位置,縱軸表示蝕刻量(蝕刻率)。Figure 6 is an example of the acquired learning materials. The rotation speed S of the test wafer is changed from S1 to S5. The scanning speed V of the
又,上述說明了透過測試晶圓之蝕刻取得上述學習資料之例,但取得學習資料時之蝕刻對象不限於測試晶圓。具體而言,例如亦可將在晶圓處理系統1進行實際處理之第1晶圓W之蝕刻處理結果作為上述學習資料儲存。又,例如在第1晶圓W之背面Wb形成有膜時,可將蝕刻對象設為膜,而將該膜之蝕刻處理結果作為上述學習資料儲存。In addition, the example in which the above-mentioned learning data is obtained by etching the test wafer has been described above, but the etching target when obtaining the learning data is not limited to the test wafer. Specifically, for example, the results of the etching process of the first wafer W actually processed in the
接著,說明上述之定速掃描模型之詳細導出方法。Next, a detailed derivation method of the above-mentioned constant speed sweep model will be described.
首先,本案發明人掌握了掃描蝕刻之蝕刻量分布。並且,發現蝕刻液供給部102固定而不來回移動時(以下稱為「未掃描」。)之蝕刻量分布,成為以定速掃描模型預測之蝕刻量分布之基準蝕刻量分布。First, the inventors of the present case have grasped the etching amount distribution of scanning etching. In addition, it was found that the etching amount distribution when the
圖7表示上述圖6所示之學習資料之中,旋轉速度S為S5,掃描速度V為V3,並使掃描寬度L在L1~L4變化時之蝕刻量分布。又,圖7亦表示未掃描時之基準蝕刻量分布。參照圖7,掃描蝕刻中,以掃描寬度L為起點,僅有內周側之蝕刻量分布發生變動,外周側之蝕刻量分布不發生變動。換言之,在掃描蝕刻中,僅有掃描寬度L之內周側之蝕刻量分布從未掃描之基準蝕刻量分布變動,掃描寬度L之外周側之蝕刻量分布呈現與基準蝕刻量分布相同之分布。從而,未掃描之蝕刻量分布可作為基準。7 shows the etching amount distribution when the rotation speed S is S5, the scanning speed V is V3, and the scanning width L is changed from L1 to L4 among the learning materials shown in FIG. 6 above. In addition, FIG. 7 also shows the distribution of the standard etching amount when no scanning is performed. Referring to FIG. 7 , in scanning etching, with the scanning width L as the starting point, only the etching amount distribution on the inner peripheral side changes, and the etching amount distribution on the outer peripheral side does not change. In other words, in scanning etching, only the etching amount distribution on the inner peripheral side of the scanning width L varies from the unscanned reference etching amount distribution, and the etching amount distribution on the outer peripheral side of the scanning width L exhibits the same distribution as the reference etching amount distribution. Therefore, the unscanned etch amount distribution can be used as a reference.
接著,本案發明人將掃描蝕刻中之蝕刻量分布之變動量分離。具體而言,從存在未掃描之基準蝕刻量分布之概念,將掃描蝕刻之蝕刻量分布相對於該基準蝕刻量分布之比在以下式(7)定義為掃描比Ratio
scan。此掃描比Ratio
scan可將掃描蝕刻之效果定量化分離。圖8表示旋轉速度S為S5,使掃描速度V在V1~V3變化,並使掃描寬度L在L1~L4變化時之掃描比Ratio
scan。圖8之橫軸表示從第1晶圓W之中心(橫軸之0(零))到一外端之徑方向位置,縱軸表示掃描比Ratio
scan。參照圖8,以掃描寬度L為起點,內周側之掃描比Ratio
scan發生變動,而可將上述掃描蝕刻之蝕刻量分布之變動量定量化分離而掌握。然後,透過以下式(7)導出定速掃描模型之以下式(1)。
Ratio
scan(R)=ER
scan(R)/ER
ref(R)・・・(7)
ER
scan(R)=ER
ref(R)×Ratio
scan(R)・・・(1)
其中,
Ratio
scan:掃描比;
ER
scan:使蝕刻液供給部102來回移動時之蝕刻量;
ER
ref:不使蝕刻液供給部102來回移動時之蝕刻量。
Next, the inventors of the present application separated the fluctuation amount of the etching amount distribution in the scan etching. Specifically, from the concept that there is an unscanned reference etching amount distribution, the ratio of the scanning etching etching amount distribution to the reference etching amount distribution is defined as the scanning ratio Ratio scan in the following formula (7). This scanning ratio Ratio scan can quantitatively separate the effect of scanning etching. FIG. 8 shows the scanning ratio Ratio scan when the rotation speed S is S5, the scanning speed V is changed from V1 to V3, and the scanning width L is changed from L1 to L4. The horizontal axis of FIG. 8 represents the position in the radial direction from the center of the first wafer W (0 (zero) on the horizontal axis) to an outer end, and the vertical axis represents the scan ratio Ratio scan . Referring to FIG. 8 , starting from the scanning width L, the scanning ratio Ratio scan on the inner peripheral side changes, and the variation of the etching amount distribution of the above-mentioned scanning etching can be quantitatively separated and grasped. Then, the following equation (1) of the constant speed sweep model is derived from the following equation (7). Ratio scan (R)=ER scan (R)/ER ref (R)・・・(7) ER scan (R)=ER ref (R)×Ratio scan (R)・・・(1) Among them, Ratio scan : scan ratio; ER scan : etching amount when the
又,在以下式(6)中定義未噴吐時間T。未噴吐時間T係由於蝕刻液供給部102移動,而不透過該蝕刻液供給部102向內周側供給蝕刻液E之時間。並且,此未噴吐時間T中之蝕刻量減少。圖9表示旋轉速度S為S5,使掃描速度V在V1~V3變化,並使掃描寬度L在L1~L4變化時之未噴吐時間T。圖9之橫軸表示從第1晶圓W之中心(橫軸之0(零))到一外端之徑方向位置,縱軸表示未噴吐時間T。參照圖9,可掌握到以掃描寬度L為起點,內周側之未噴吐時間T變動。
T=(L-R)/V・・・(6)
其中,
T:未供給蝕刻液E之未噴吐時間;
V:使蝕刻液供給部102來回移動時之掃描速度;
L:使蝕刻液供給部102來回移動時之掃描寬度。
Also, the non-discharge time T is defined in the following formula (6). The non-discharge time T is the time during which the etchant E is not supplied to the inner peripheral side through the
接著,本案發明人研究了掃描比Ratio scan與未噴吐時間T之關係。圖10表示旋轉速度S為S5,使掃描速度V在V1~V3變化時之掃描比Ratio scan與未噴吐時間T之關係。圖10之橫軸表示未噴吐時間T,縱軸表示掃描比Ratio scan。參照圖10,相對於未噴吐時間T,掃描比Ratio scan呈指數函數減少,且可利用以下式(2)之衰減曲線模型定義。此衰減曲線模型亦適用於說明「未供給蝕刻液E之時間愈長,蝕刻量愈減少」之實際物理現象之運作。 Ratio scan(R)=b 0×exp(b 1×T+b 2)+C・・・(2) 其中, b 0:尺度(截距); b 1:衰減率(斜率); b 2:衰減延遲值; C:漸近線。 Next, the inventors of the present case studied the relationship between the scan ratio Ratio scan and the non-ejection time T. FIG. 10 shows the relationship between the scanning ratio Ratio scan and the non-discharging time T when the rotation speed S is S5 and the scanning speed V is changed from V1 to V3. The horizontal axis in FIG. 10 represents the non-discharge time T, and the vertical axis represents the scanning ratio Ratio scan . Referring to FIG. 10 , relative to the non-spraying time T, the scan ratio Ratio scan decreases exponentially, and can be defined by the decay curve model of the following formula (2). This attenuation curve model is also applicable to explain the operation of the actual physical phenomenon that "the longer the time without supplying the etching solution E, the less the etching amount will be". Ratio scan (R)=b 0 ×exp(b 1 ×T+b 2 )+C・・・(2) Among them, b 0 : scale (intercept); b 1 : decay rate (slope); b 2 : decay delay value; C: asymptote.
上述b 0係衰減曲線之尺度(截距),b 1係衰減曲線之衰減率(斜率)。b 2係衰減曲線之衰減延遲值。例如,b 2係在蝕刻液E之液量較多,第1晶圓W中之殘液較多而未立刻發生衰減等之影響較大時使用之修正項。C為衰減曲線之漸近線。例如,不存在C時,掃描比Ratio scan在數學式上趨近於0(零)。但實際上,一旦供給了蝕刻液E,第1晶圓W必定受到蝕刻,故掃描比Ratio scan不為0(零)。C係用以修正此現象之修正項。又,C亦可透過例如先解析上述式(2)後,若C<0則C=0,若C>0則留下C之方法決定。 The above b 0 is the scale (intercept) of the attenuation curve, and b 1 is the attenuation rate (slope) of the attenuation curve. b 2 is the decay delay value of the decay curve. For example, b2 is a correction term used when the amount of etching solution E is large, and the residual liquid in the first wafer W is large and does not attenuate immediately. C is the asymptote of the decay curve. For example, when C does not exist, the scan ratio Ratio scan approaches 0 (zero) mathematically. However, in reality, once the etchant E is supplied, the first wafer W must be etched, so the scan ratio Ratio scan is not 0 (zero). C is the correction item used to correct this phenomenon. In addition, C can also be determined by, for example, analyzing the above formula (2), if C<0, then C=0, and if C>0, leave C alone.
又,b 2及C在實際運用上判斷為不需要時,可設為b 2=0、C=0而省略。 Also, when b 2 and C are judged to be unnecessary in practical use, b 2 =0 and C=0 can be omitted.
又,尺度b
0、衰減率b
1及衰減延遲值b
2依存於旋轉速度S及掃描速度V,並可分別利用以下式(3)~(5)定義。
b
0=f(S,V)・・・(3)
b
1=f(S,V)・・・(4)
b
2=f(S,V)・・・(5)
其中,
S:使第1晶圓W旋轉時之旋轉速度;
V:使蝕刻液供給部102來回移動時之掃描速度。
Also, the scale b 0 , the attenuation rate b 1 and the attenuation delay value b 2 depend on the rotation speed S and the scanning speed V, and can be defined by the following equations (3) to (5), respectively. b 0 =f(S,V)・・・(3) b 1 =f(S,V)・・・(4) b 2 =f(S,V)・・・(5) Among them, S: make The rotation speed when the first wafer W is rotated; V: the scanning speed when the
此處,圖10中,粗線係透過實驗取得之實測值,細線係利用定速掃描模型之上述式(2)計算出之計算值。實測值與計算值大略一致,而確認上述式(2)之衰減曲線模型為適當。Here, in FIG. 10 , the thick line is the measured value obtained through the experiment, and the thin line is the calculated value calculated by the above formula (2) of the constant speed scanning model. The measured value is roughly consistent with the calculated value, and it is confirmed that the attenuation curve model of the above formula (2) is appropriate.
如上,導出由以下式(1)~(6)構成之定速掃描模型(蝕刻量分布之預測模型)。 ER scan(R)=ER ref(R)×Ratio scan(R)・・・(1) Ratio scan(R)=b 0×exp(b 1×T+b 2)+C・・・(2) b 0=f(S,V)・・・(3) b 1=f(S,V)・・・(4) b 2=f(S,V)・・・(5) T=(L-R)/V・・・(6) As above, a constant-velocity scanning model (prediction model of etching amount distribution) composed of the following equations (1) to (6) was derived. ER scan (R)=ER ref (R)×Ratio scan (R)・・・(1) Ratio scan (R)=b 0 ×exp(b 1 ×T+b 2 )+C・・・(2) b 0 =f(S,V)・・・(3) b 1 =f(S,V)・・・(4) b 2 =f(S,V)・・・(5) T=(LR) /V・・・(6)
圖11係比較透過實驗取得之蝕刻量分布之實測值(圖11中之粗線)與由定速掃描模型計算出之蝕刻量分布之計算值(圖11中之細線)之圖表。使旋轉速度S在S1~S4變化,使掃描速度V在V1~V3變化,並使掃描寬度L在L1~L4變化。實測值與計算值大略一致,而確認上述式(1)~(6)之定速掃描模型為適當。FIG. 11 is a graph comparing the measured value (thick line in FIG. 11 ) of the etching amount distribution obtained through experiments with the calculated value (thin line in FIG. 11 ) of the etching amount distribution calculated by the constant-velocity scanning model. The rotational speed S is changed from S1 to S4, the scanning speed V is changed from V1 to V3, and the scanning width L is changed from L1 to L4. The measured value is roughly consistent with the calculated value, and it is confirmed that the constant-velocity scanning model of the above-mentioned formulas (1) to (6) is appropriate.
接著,說明利用如上構成之晶圓處理系統1進行之晶圓處理。又,本實施態樣中,預先在晶圓處理系統1之外部之接合裝置(未圖示)形成重合晶圓T。又,亦可預先去除第1晶圓W之周緣部,例如從第1晶圓W之外端部往徑方向0.5mm~3mm之範圍。Next, wafer processing performed by the
首先,將容納有複數之重合晶圓T之匣盒C載置於搬入搬出站2之匣盒載置台10。接著,透過晶圓搬運裝置20取出匣盒C內之重合晶圓T,並搬運至傳遞裝置30。搬運至傳遞裝置30之重合晶圓T透過晶圓搬運裝置50搬運至緩衝裝置62。又,亦可在緩衝裝置62中,調整重合晶圓T相對於吸盤83之中心位置及/或重合晶圓T之水平方向之面向。First, the cassette C accommodating a plurality of overlapping wafers T is placed on the cassette mounting table 10 of the loading/
接著,透過晶圓搬運裝置70將重合晶圓T搬運至加工裝置80,並傳遞至傳遞位置A0之吸盤83。吸盤83中,吸附固持第2晶圓S之背面Sb。接著,使吸盤83移動至加工位置A1,並透過研磨單元84研磨第1晶圓W之背面Wb。透過此研磨處理,使第1晶圓W(重合晶圓T)之厚度減少至期望之研磨目標厚度(圖12之步驟S1)。Then, the overlapped wafer T is transported to the
接著,透過晶圓搬運裝置70將重合晶圓T搬運至厚度測定裝置61。厚度測定裝置61中,在複數位置測定研磨後之第1晶圓W(重合晶圓T)之厚度,而取得第1晶圓W之研磨後之厚度分布,更計算出第1晶圓W之平坦度(圖12之步驟S2)。計算出之第1晶圓W之厚度分布及平坦度例如輸出至控制裝置90。又,於加工裝置80設有厚度測定裝置時,研磨後之第1晶圓W之厚度亦可利用該加工裝置80之厚度測定裝置測定。Next, the superimposed wafer T is transferred to the thickness measurement device 61 by the
控制裝置90中,從輸出之第1晶圓W之厚度分布及平坦度,決定後續之蝕刻處理之最佳蝕刻條件(圖12之步驟S3)。控制裝置90之最佳蝕刻條件之詳細決定方法將在後續詳述。In the
測定過第1晶圓W之厚度之重合晶圓T,接著,透過晶圓搬運裝置70或晶圓搬運裝置50搬運至洗淨裝置60。洗淨裝置60中,將研磨後之第1晶圓W之研磨面亦即背面Wb洗淨(圖12之步驟S4)。又,洗淨裝置60中,如上所述亦可將第2晶圓S之背面Sb洗淨。又,如本實施態樣以厚度測定裝置61測定研磨後之厚度時,步驟S2及步驟S3、步驟S4之順序亦可顛倒。亦即,可在以洗淨裝置60將第1晶圓W之背面Wb洗淨後,在厚度測定裝置61測定第1晶圓W之厚度,並決定蝕刻處理之最佳蝕刻條件。The overlapping wafer T whose thickness of the first wafer W has been measured is then transferred to the
接著,透過晶圓搬運裝置50將重合晶圓T搬運至蝕刻裝置40。蝕刻裝置40中,以最佳蝕刻條件,透過蝕刻液E蝕刻第1晶圓W之研磨面亦即背面Wb(圖12之步驟S5)。Next, the superimposed wafer T is transferred to the
在蝕刻第1晶圓W時,首先,使晶圓固持部100(第1晶圓W)以鉛直之旋轉中心線100a為中心旋轉,同時開始從蝕刻液供給部102供給(噴吐)蝕刻液E,而開始背面Wb之蝕刻。When etching the first wafer W, first, the wafer holding unit 100 (first wafer W) is rotated around the vertical
再者,在蝕刻第1晶圓W時,持續從蝕刻液供給部102供給蝕刻液E,同時如圖4所示使蝕刻液供給部102通過第1晶圓W之旋轉中心之上方亦即旋轉中心線100a,而以該旋轉中心線100a為中間點進行來回移動(掃描)。又,第1晶圓W之旋轉速度、使蝕刻液供給部102來回移動時之掃描速度及蝕刻液供給部102之掃描寬度等蝕刻條件之詳細決定方法將在後續詳述。Moreover, when etching the first wafer W, the etchant E is continuously supplied from the
對於第1晶圓W得到期望之蝕刻量後,停止從蝕刻液供給部102供給蝕刻液E,並以純水清洗第1晶圓W之背面Wb後,進行甩脫乾燥。然後,停止晶圓固持部100(第1晶圓W)之旋轉,而結束第1晶圓W之蝕刻。After the desired etching amount is obtained for the first wafer W, the supply of the etchant E from the
此處,第1晶圓W之最佳蝕刻條件係如上所述基於研磨後之第1晶圓W之厚度分布及平坦度而決定。具體而言,基於厚度測定裝置61之第1晶圓W之厚度分布及平坦度之實測值與作為目標之蝕刻後之第1晶圓W之表面形狀(以下稱為「目標形狀」。)之厚度分布及平坦度之差,決定最佳蝕刻條件。並且,步驟S5中,藉由以最佳蝕刻條件蝕刻第1晶圓W,透過蝕刻去除第1晶圓W之厚度之實測值與目標值之差,而將第1晶圓W之表面加工成目標形狀。藉此,透過本實施態樣,無論研磨後之第1晶圓W之表面形狀,皆可適當得到作為目標之第1晶圓W之表面形狀。Here, the optimum etching conditions for the first wafer W are determined based on the thickness distribution and flatness of the first wafer W after polishing as described above. Specifically, the actual measured value of the thickness distribution and flatness of the first wafer W by the thickness measurement device 61 and the target surface shape of the first wafer W after etching (hereinafter referred to as "target shape") The difference in thickness distribution and flatness determines the optimum etching conditions. And, in step S5, by etching the first wafer W under optimal etching conditions, the difference between the measured value and the target value of the thickness of the first wafer W is removed by etching, and the surface of the first wafer W is processed into target shape. Thereby, according to this embodiment, regardless of the surface shape of the first wafer W after polishing, the surface shape of the first wafer W as the target can be appropriately obtained.
接著,透過晶圓搬運裝置50將重合晶圓T搬運至厚度測定裝置41。厚度測定裝置41中,在複數位置測定蝕刻後之第1晶圓W(重合晶圓T)之厚度而取得第1晶圓W之蝕刻後之厚度分布,更計算出第1晶圓W之平坦度(圖12之步驟S6)。計算出之第1晶圓W之厚度分布及平坦度例如輸出至控制裝置90,並例如用於接著在晶圓處理系統1進行處理之其他重合晶圓T之處理。又,以加工裝置80之厚度測定裝置測定研磨後之第1晶圓W之厚度時,亦可在厚度測定裝置61中測定蝕刻後之第1晶圓W之厚度。Next, the superimposed wafer T is transferred to the
然後,將實施了全部處理之重合晶圓T經由傳遞裝置30搬運至匣盒載置台10之匣盒C。如此,結束晶圓處理系統1之一系列晶圓處理。Then, the superimposed wafer T subjected to all the processes is transferred to the cassette C of the cassette mounting table 10 via the
接著,說明上述最佳蝕刻條件之詳細決定方法(圖12之步驟S3)。Next, a detailed method for determining the optimum etching conditions described above (step S3 in FIG. 12 ) will be described.
首先,在決定最佳蝕刻條件時,在晶圓處理系統1中對重合晶圓T進行處理之前,取得學習資料(圖13之步驟S3-1)。從該學習資料導出蝕刻量分布之預測模型(圖13之步驟S3-2)。First, when determining the optimum etching conditions, learning data are acquired before the overlapping wafer T is processed in the wafer processing system 1 (step S3-1 in FIG. 13 ). A prediction model of etching amount distribution is derived from the learning data (step S3-2 in FIG. 13 ).
步驟S3-1中,如上所述,例如對測試晶圓進行定速掃描序列之蝕刻,而取得如圖6所示之關於蝕刻量分布之學習資料。In step S3-1, as described above, for example, the test wafer is etched in a constant-speed scanning sequence to obtain the learning data on the distribution of etching amount as shown in FIG. 6 .
步驟S3-2中,如上所述,導出由以下式(1)~(6)構成之蝕刻量分布之預測模型,亦即定速掃描模型。此時,以下式(3)~(5)中之函數,分別係解析在步驟S3-1取得之學習資料而決定。
ER
scan(R)=ER
ref(R)×Ratio
scan(R)・・・(1)
Ratio
scan(R)=b
0×exp(b
1×T+b
2)+C・・・(2)
b
0=f(S,V)・・・(3)
b
1=f(S,V)・・・(4)
b
2=f(S,V)・・・(5)
T=(L-R)/V・・・(6)
其中,
ER
scan:使蝕刻液供給部102來回移動時之蝕刻量;
ER
ref:不使蝕刻液供給部102來回移動時之蝕刻量;
Ratio
scan:掃描比;
R:自第1晶圓W之中心之位置;
T:未供給蝕刻液E之未噴吐時間;
C:常數;
S:使第1晶圓W旋轉時之旋轉速度;
V:使蝕刻液供給部102來回移動時之掃描速度;
L:使蝕刻液供給部102來回移動時之掃描寬度。
In step S3-2, as described above, a predictive model of etching amount distribution constituted by the following equations (1) to (6), that is, a constant-velocity scanning model is derived. At this time, the functions in the following formulas (3) to (5) are respectively determined by analyzing the learning data obtained in step S3-1. ER scan (R)=ER ref (R)×Ratio scan (R)・・・(1) Ratio scan (R)=b 0 ×exp(b 1 ×T+b 2 )+C・・・(2) b 0 =f(S,V)・・・(3) b 1 =f(S,V)・・・(4) b 2 =f(S,V)・・・(5) T=(LR) /V・・・(6) Among them, ER scan : the etching amount when the etching
此處,圖14係表示進行後述之步驟S3-3~S3-8以決定最佳蝕刻條件時之各蝕刻量分布之圖表。圖14之橫軸表示從第1晶圓W之中心(橫軸之0(零))到一外端之徑方向位置,縱軸表示蝕刻量(蝕刻率)。Here, FIG. 14 is a graph showing the distribution of each etching amount when performing steps S3-3 to S3-8 described later to determine optimum etching conditions. 14 represents the position in the radial direction from the center of the first wafer W (0 (zero) on the horizontal axis) to an outer end, and the vertical axis represents the amount of etching (etching rate).
與步驟S3-1及S3-2並行,取得上述步驟S5之蝕刻處理之第1目標蝕刻量分布(圖13之步驟S3-3)。第1目標蝕刻量分布係基於蝕刻後之第1晶圓W之目標形狀之厚度分布(以下稱為「目標厚度分布」。)與在上述步驟S2取得之研磨後之第1晶圓W之表面形狀之厚度分布(以下稱為「實測厚度分布」。)取得。第1目標蝕刻量分布例如可藉由計算出第1晶圓W之目標厚度分布與實測厚度分布之差而取得。此第1目標蝕刻量分布在圖14中以實線表示。又,在本例中,第1目標蝕刻量分布係在晶圓面內為平坦。In parallel with steps S3-1 and S3-2, the first target etching amount distribution of the etching process in the above-mentioned step S5 is obtained (step S3-3 in FIG. 13 ). The first target etching amount distribution is based on the thickness distribution of the target shape of the first wafer W after etching (hereinafter referred to as "target thickness distribution") and the surface of the first wafer W after polishing obtained in the above step S2 The thickness distribution of the shape (hereinafter referred to as "measured thickness distribution") is obtained. The first target etching amount distribution can be obtained, for example, by calculating the difference between the target thickness distribution and the measured thickness distribution of the first wafer W. This first target etching amount distribution is shown by a solid line in FIG. 14 . Also, in this example, the first target etching amount distribution is flat within the wafer surface.
接著,以使利用步驟S3-2之定速掃描模型計算出之第1蝕刻量分布與在步驟S3-3取得之第1目標蝕刻量分布之第1殘差分布最小化之方式,利用最小平方法將第1蝕刻量分布之第1蝕刻條件最佳化(圖13之步驟S3-4)。進行最佳化之第1蝕刻條件,包含第1晶圓W之旋轉速度S、蝕刻液供給部102之掃描速度V及蝕刻液供給部102之掃描寬度L。又,對應於最佳化之第1蝕刻條件之第1蝕刻量分布,在圖14中以一點鏈線表示。Next, in such a way that the first residual error distribution between the first etching amount distribution calculated by the constant-velocity scanning model in step S3-2 and the first target etching amount distribution obtained in step S3-3 is minimized, the least square The method optimizes the first etching condition of the first etching amount distribution (step S3-4 in FIG. 13 ). The optimized first etching conditions include the rotation speed S of the first wafer W, the scanning speed V of the
接著,將步驟S3-4之第1殘差分布設定為第2目標蝕刻量分布(圖13之步驟S3-5)。Next, the first residual distribution in step S3-4 is set as the second target etching amount distribution (step S3-5 in FIG. 13 ).
接著,以使利用步驟S3-2之定速掃描模型計算出之第2蝕刻量分布與在步驟S3-5設定之第2目標蝕刻量分布之第2殘差分布最小化之方式,利用最小平方法將第2蝕刻量分布之第2蝕刻條件最佳化(圖13之步驟S3-6)。進行最佳化之第2蝕刻條件,包含第1晶圓W之旋轉速度S、蝕刻液供給部102之掃描速度V及掃描寬度L。又,對應於最佳化之第2蝕刻條件之第2蝕刻量分布,在圖14中以二點鏈線表示。Next, in such a way that the second residual error distribution between the second etching amount distribution calculated by the constant-velocity scanning model in step S3-2 and the second target etching amount distribution set in step S3-5 is minimized, the least square The method optimizes the second etching condition of the second etching amount distribution (step S3-6 in FIG. 13 ). The optimized second etching conditions include the rotation speed S of the first wafer W, the scanning speed V and the scanning width L of the
接著,將第1蝕刻量分布與第2蝕刻量分布對應時間比率(循環次數比率)連結(圖13之步驟S3-7)。時間比率(循環次數比率)係以第1蝕刻條件進行定速掃描序列1之時間(循環次數)與以第2蝕刻條件進行定速掃描序列2之時間(循環次數)之比率。連結後之蝕刻量分布(以下稱為「連結蝕刻量分布」。)在圖14中以點線表示。Next, the first etching amount distribution and the second etching amount distribution corresponding time ratio (cycle number ratio) are linked (step S3-7 in FIG. 13 ). The time ratio (cycle number ratio) is the ratio of the time (cycle number) for performing the constant-
在本例中,連結蝕刻量分布與第1目標蝕刻量分布大略一致。故,將對應於該連結蝕刻量分布之蝕刻條件決定為最佳蝕刻條件。具體而言,將第1蝕刻條件與第2蝕刻條件對應時間比率加以組合,並決定為最佳蝕刻條件(圖13之步驟S3-8)。In this example, the link etching amount distribution approximately coincides with the first target etching amount distribution. Therefore, the etching conditions corresponding to the connection etching amount distribution are determined as optimal etching conditions. Specifically, the combination of the first etching condition and the second etching condition corresponding to the time ratio is determined as an optimum etching condition (step S3-8 in FIG. 13 ).
然後,在步驟S4中,將第1晶圓W之背面Wb洗淨後,在步驟S5中,以最佳蝕刻條件蝕刻第1晶圓W之背面Wb。亦即蝕刻裝置40中,在以最佳蝕刻條件所決定之旋轉速度使重合晶圓T(第1晶圓W)旋轉的同時,以決定之掃描速度及掃描寬度使蝕刻液供給部102移動,並對第1晶圓W供給蝕刻液E。Then, in step S4, after the back surface Wb of the first wafer W is cleaned, in step S5, the back surface Wb of the first wafer W is etched under optimum etching conditions. That is, in the
如上,進行依本實施態樣之最佳蝕刻條件之決定,以及基於該最佳蝕刻條件對第1晶圓W進行蝕刻處理。As above, the determination of the optimum etching conditions according to this embodiment is performed, and the first wafer W is etched based on the optimum etching conditions.
透過以上實施態樣,可利用由上述式(1)~(6)構成之定速掃描模型適當預測蝕刻量分布。故,在控制蝕刻量分布時,不同於以往依存於工程師之能力,可抑制控制所需之作業時間,並提高控制之完成度。又,可抑制在步驟S3中決定最佳蝕刻條件時之作業量之偏差,而提升最佳蝕刻條件之精度。Through the above embodiments, the etching amount distribution can be properly predicted by using the constant-velocity scanning model constituted by the above formulas (1)-(6). Therefore, when controlling the distribution of etching amount, it is different from relying on the ability of engineers in the past, and can suppress the operation time required for control and improve the degree of completion of control. In addition, it is possible to suppress variation in the workload when determining the optimum etching conditions in step S3, and improve the accuracy of the optimum etching conditions.
又,在步驟S3中利用最小平方法決定最佳蝕刻條件,故可在後續之步驟S5中以該最佳蝕刻條件蝕刻第1晶圓W。藉此,可使蝕刻處理之蝕刻量分布接近第1目標蝕刻量分布,其結果,可使蝕刻後之第1晶圓W之表面形狀成為目標形狀。換言之,可從不定之蝕刻條件決定最佳蝕刻條件,而適當控制蝕刻後之第1晶圓W之表面形狀。In addition, in step S3, the optimal etching conditions are determined by using the least squares method, so the first wafer W can be etched with the optimal etching conditions in subsequent step S5. Thereby, the etching amount distribution of the etching process can be brought close to the first target etching amount distribution, and as a result, the surface shape of the first wafer W after etching can be brought into the target shape. In other words, optimum etching conditions can be determined from uncertain etching conditions, and the surface shape of the first wafer W after etching can be appropriately controlled.
經本案發明人實際進行模擬,無論第1目標蝕刻量分布為V字型、A字型、M字型、W字型之任一者,皆可使蝕刻後之第1晶圓W之厚度分布之偏差落在容許範圍內。又,蝕刻後之第1晶圓W之平坦度(TTV)亦相較於以往提升。又,V字型係第1晶圓W之中心部之蝕刻量小於兩端部之蝕刻量,並在以晶圓位置為橫軸,以蝕刻量為縱軸之圖表中具有略V字形狀之分布。A字型係第1晶圓W之中心部之蝕刻量大於兩端部之蝕刻量,並在上述圖表中具有略A字形狀,而具有與V字型上下相反之形狀之分布。M字型係在上述圖表中為2個A字型夾著第1晶圓W之中心部排列之形狀,且整體而言具有略M字形狀之分布。W字型係在上述圖表中為2個V字型夾著第1晶圓W之中心部排列之形狀,且整體而言具有略W字形狀之分布。After actual simulation by the inventor of this case, no matter whether the first target etching amount distribution is V-shaped, A-shaped, M-shaped, or W-shaped, the thickness distribution of the first wafer W after etching can be made The deviation falls within the allowable range. In addition, the flatness (TTV) of the first wafer W after etching is also improved compared with the conventional one. Also, the V-shape means that the etching amount at the center of the first wafer W is smaller than the etching amount at both ends, and has a V-shape in a graph with the wafer position as the horizontal axis and the etching amount as the vertical axis. distributed. The A-shape means that the etching amount at the center of the first wafer W is larger than that at both ends, and has a substantially A-shape in the above-mentioned graph, and has a vertically opposite shape distribution to the V-shape. In the above graph, the M shape is a shape in which two A shapes are arranged sandwiching the center of the first wafer W, and generally has a substantially M shape distribution. In the above graph, the W shape is a shape in which two V shapes are arranged sandwiching the center of the first wafer W, and generally has a slightly W shape distribution.
又,對每一片重合晶圓T進行步驟S1~S6,故即使每一片之蝕刻前(本實施態樣中為研磨後)之表面形狀皆不同,仍可逐片將蝕刻後之第1晶圓W之表面形狀控制為目標形狀。In addition, steps S1 to S6 are performed on each overlapping wafer T, so even if the surface shape of each wafer before etching (after grinding in this embodiment) is different, the first wafer after etching can still be etched one by one. The surface shape of W is controlled to be the target shape.
以上之實施態樣中,在步驟S3-4及步驟S3-6中進行了2次利用最小平方法之蝕刻條件之最佳化,但此最佳化之次數不限於此。In the above embodiment, in step S3-4 and step S3-6, the optimization of the etching conditions using the least squares method is performed twice, but the number of times of this optimization is not limited thereto.
例如,利用最小平方法之最佳化計算亦可為1次。例如,在步驟S3-4中將第1蝕刻條件最佳化後,若對應於第1蝕刻條件之第1蝕刻量分布與第1目標蝕刻量分布大略一致,可將該第1蝕刻條件決定為最佳蝕刻條件。此情況下,可省略步驟S3-5~S3-8。For example, the optimization calculation by the least square method may be performed once. For example, after the first etching condition is optimized in step S3-4, if the first etching amount distribution corresponding to the first etching condition is roughly consistent with the first target etching amount distribution, the first etching condition can be determined as optimal etching conditions. In this case, steps S3-5 to S3-8 can be omitted.
例如,利用最小平方法之最佳化計算亦可為3次以上。例如,步驟S3-8之連結蝕刻量分布與第1目標蝕刻量分布並非大略一致時,可將此連結蝕刻量分布與第1目標蝕刻量分布之第3殘差分布設定為第3目標蝕刻量分布。然後,進行步驟S3-6~S3-8,以使連結蝕刻量分布與第1目標蝕刻量分布大略一致。如此,逐次縮小連結蝕刻量分布與第1目標蝕刻量分布之殘差分布,並且重複進行利用最小平方法之最佳化計算,直到該連結蝕刻量分布與第1目標蝕刻量分布大略一致為止。然後,將連結蝕刻量分布與第1目標蝕刻量分布大略一致之時間點之蝕刻條件加以組合,並決定為最佳蝕刻條件。For example, the optimization calculation using the least square method may be performed more than three times. For example, when the etching amount distribution linked in step S3-8 is not roughly consistent with the first target etching amount distribution, the third residual distribution linking the etching amount distribution and the first target etching amount distribution can be set as the third target etching amount distributed. Then, steps S3-6 to S3-8 are performed so that the connection etching amount distribution roughly coincides with the first target etching amount distribution. In this way, the residual distribution linking the etching amount distribution and the first target etching amount distribution is gradually reduced, and the optimization calculation using the least square method is repeated until the linking etching amount distribution roughly coincides with the first target etching amount distribution. Then, the etching conditions at the point in time at which the etching amount distribution approximately matches the first target etching amount distribution are combined and determined as the optimum etching conditions.
以上之實施態樣中,舉例說明了在第1晶圓W與第2晶圓S接合而成之重合晶圓T中,對第1晶圓W之背面Wb實施各種處理之情況,但處理對象不限於此。例如,亦可單獨對1片晶圓進行薄化處理及蝕刻處理。處理對象亦可係形成於晶圓表面之膜,例如氧化膜及氮化鈦。此情況下,蝕刻裝置40之蝕刻液供給部102亦可因應蝕刻對象任意切換不同種類之蝕刻液E之供給。又,例如以形成於晶圓表面之膜作為蝕刻對象時,可將該膜之蝕刻處理結果作為上述學習資料儲存。厚度測定裝置61中測定膜之厚度。又,於晶圓之元件面貼附有保護帶時,可對與保護帶為相反側之面進行薄化處理及蝕刻處理。再者,亦可對從晶塊透過線鋸等切出並經過研光之晶圓進行薄化處理及蝕刻處理。無論為何種處理對象,皆可在上述實施態樣之最佳蝕刻條件下進行蝕刻處理。In the above embodiments, the case where various processes are performed on the back surface Wb of the first wafer W in the stacked wafer T obtained by bonding the first wafer W and the second wafer S is described as an example. Not limited to this. For example, it is also possible to perform thinning treatment and etching treatment on a single wafer. The processing object can also be a film formed on the surface of the wafer, such as an oxide film and titanium nitride. In this case, the
又,例如於第1晶圓之背面Wb形成有膜時,可將該膜作為蝕刻對象。此情況下,例如厚度測定裝置61測定膜之厚度,並在步驟S2中測定膜之厚度而取代第1晶圓W之厚度,更計算膜之厚度分布及膜之平坦度。然後,在步驟S3中,基於計算出之膜之厚度分布及平坦度決定最佳蝕刻條件。Also, for example, when a film is formed on the back surface Wb of the first wafer, the film can be used as an etching target. In this case, for example, the thickness measuring device 61 measures the thickness of the film, and instead of the thickness of the first wafer W, the film thickness is measured in step S2, and the film thickness distribution and film flatness are calculated. Then, in step S3, optimum etching conditions are determined based on the calculated thickness distribution and flatness of the film.
又,晶圓處理系統1具備蝕刻裝置40以外之各種裝置,但適用本發明之裝置構成不限於此。例如,亦可省略薄化裝置亦即加工裝置80。此情況下,蝕刻對象不限於薄化處理後之晶圓。又,例如,在單獨之蝕刻裝置中蝕刻晶圓時亦可適用本發明之技術。In addition, the
以上之實施態樣中,以加工裝置80將第1晶圓W薄化,但薄化方法不限於此。例如,第1晶圓W之薄化處理中亦包含該第1晶圓W之背面Wb之拋光。或者例如,亦可將透過雷射加工形成於第1晶圓W之內部之改質層(未圖示)作為基點進行分離而薄化。此情況下,晶圓處理系統1中設置用以形成改質層(未圖示)之雷射處理裝置(未圖示),而取代加工裝置80。In the above embodiments, the
應了解本發明之實施態樣之全部內容皆為例示而非用於限制。上述之實施態樣可不脫離所附之申請專利範圍及其主旨,而以各種形態省略、置換、變更。It should be understood that the entire contents of the implementation aspects of the present invention are for illustration rather than limitation. The above-mentioned implementation forms can be omitted, replaced, or changed in various forms without departing from the scope of the appended patent application and its gist.
1:晶圓處理系統
2:搬入搬出站
3:處理站
10:匣盒載置台
20:晶圓搬運裝置
21:搬運路
22:搬運手臂
30:傳遞裝置
40:蝕刻裝置
41:厚度測定裝置
50:晶圓搬運裝置
51:搬運手臂
60:洗淨裝置
61:厚度測定裝置
62:緩衝裝置
70:晶圓搬運裝置
71:搬運手臂
72:手臂構件
80:加工裝置
81:旋轉台
82:旋轉中心線
83:吸盤
84:研磨單元
85:研磨部
86:支柱
90:控制裝置
100:晶圓固持部
100a:旋轉中心線
101:旋轉機構
102:蝕刻液供給部
103:移動機構
A0:傳遞位置
A1:加工位置
B1:第1處理區塊
B2:第2處理區塊
B3:第3處理區塊
C:匣盒
E:蝕刻液
T:重合晶圓
W:第1晶圓
Wa:表面
Wb:背面
S:第2晶圓
Sa:表面
Sb:背面
Dw:元件層
Fw:接合用膜
Ds:元件層
Fs:接合用膜
V:掃描速度
L:掃描寬度
S1~S6:步驟
S3-1~S3-8:步驟
1: Wafer processing system
2: Moving in and out station
3: Processing station
10: Cassette loading table
20:Wafer handling device
21: Carrying Road
22: Carrying the arm
30: transfer device
40: Etching device
41: Thickness measuring device
50:Wafer handling device
51: Carrying arm
60: Cleaning device
61: Thickness measuring device
62: buffer device
70:Wafer handling device
71: Carrying arm
72: Arm member
80: Processing device
81:Rotary table
82: Centerline of rotation
83: suction cup
84: Grinding unit
85: Grinding department
86: Pillar
90: Control device
100:
圖1係表示在晶圓處理系統中處理之重合晶圓之一例之側視圖。 圖2係示意表示晶圓處理系統之構成概略之俯視圖。 圖3係表示蝕刻裝置之構成概略之側視圖。 圖4係表示蝕刻液供給部向徑方向移動之狀態之示意圖。 圖5係表示定速掃描序列之示意圖。 圖6係表示學習資料之一例之示意圖。 圖7係表示學習資料之一例與基準蝕刻量分布之示意圖。 圖8係表示掃描比之徑方向分布之示意圖。 圖9係表示未噴吐時間之徑方向分布之示意圖。 圖10係表示掃描比與未噴吐時間之關係之示意圖。 圖11係比較定速掃描序列之蝕刻量分布之實測值與定速掃描模型之蝕刻量分布之計算值之示意圖。 圖12係表示晶圓處理之主要步驟之流程圖。 圖13係表示最佳蝕刻條件之決定方法之主要步驟之流程圖。 圖14係表示決定最佳蝕刻條件之步驟之各蝕刻量分布之示意圖。 FIG. 1 is a side view showing an example of superimposed wafers processed in a wafer processing system. FIG. 2 is a plan view schematically showing the outline of the configuration of the wafer processing system. Fig. 3 is a side view showing a schematic configuration of an etching device. Fig. 4 is a schematic diagram showing a state in which the etching liquid supply part moves in the radial direction. Fig. 5 is a schematic diagram showing a constant speed scanning sequence. Fig. 6 is a schematic diagram showing an example of learning materials. Fig. 7 is a schematic diagram showing an example of learning materials and a standard etching amount distribution. Fig. 8 is a schematic diagram showing the radial distribution of the scanning ratio. Fig. 9 is a schematic diagram showing the radial distribution of non-discharge time. Fig. 10 is a schematic diagram showing the relationship between the scanning ratio and the non-discharging time. 11 is a schematic diagram comparing the measured value of the etching amount distribution of the constant speed scanning sequence and the calculated value of the etching amount distribution of the constant speed scanning model. Fig. 12 is a flowchart showing the main steps of wafer processing. Fig. 13 is a flow chart showing the main steps of the method for determining optimum etching conditions. Fig. 14 is a schematic diagram showing the distribution of each etching amount in the step of determining the optimum etching conditions.
S2~S5,S3-1~S3-8:步驟 S2~S5, S3-1~S3-8: steps
Claims (14)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2021198041 | 2021-12-06 | ||
JP2021-198041 | 2021-12-06 |
Publications (1)
Publication Number | Publication Date |
---|---|
TW202326836A true TW202326836A (en) | 2023-07-01 |
Family
ID=86730298
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW111145161A TW202326836A (en) | 2021-12-06 | 2022-11-25 | Substrate processing method and substrate processing system |
Country Status (3)
Country | Link |
---|---|
JP (1) | JPWO2023106086A1 (en) |
TW (1) | TW202326836A (en) |
WO (1) | WO2023106086A1 (en) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2025089152A1 (en) * | 2023-10-26 | 2025-05-01 | 東京エレクトロン株式会社 | Substrate processing method and substrate processing system |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP7141892B2 (en) * | 2018-09-03 | 2022-09-26 | 株式会社プレテック | Etching apparatus and etching method |
JP7376317B2 (en) * | 2019-10-30 | 2023-11-08 | 株式会社Screenホールディングス | Substrate processing method |
JP7542417B2 (en) * | 2019-12-27 | 2024-08-30 | 株式会社Screenホールディングス | SUBSTRATE PROCESSING APPARATUS, SUBSTRATE PROCESSING METHOD, SUBSTRATE PROCESSING SYSTEM, AND METHOD FOR GENERATING LEARNING DATA |
JP7460411B2 (en) * | 2020-03-24 | 2024-04-02 | 株式会社Screenホールディングス | Substrate processing equipment and substrate processing method |
JP7601692B2 (en) * | 2021-04-13 | 2024-12-17 | 株式会社Screenホールディングス | SUBSTRATE PROCESSING APPARATUS, SUBSTRATE PROCESSING SYSTEM, AND DATA PROCESSING METHOD |
-
2022
- 2022-11-22 WO PCT/JP2022/043161 patent/WO2023106086A1/en active Application Filing
- 2022-11-22 JP JP2023566211A patent/JPWO2023106086A1/ja active Pending
- 2022-11-25 TW TW111145161A patent/TW202326836A/en unknown
Also Published As
Publication number | Publication date |
---|---|
JPWO2023106086A1 (en) | 2023-06-15 |
WO2023106086A1 (en) | 2023-06-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TW202329202A (en) | Substrate processing method and substrate processing system | |
JP7516528B2 (en) | Thickness measuring device and thickness measuring method | |
TW202032644A (en) | Substrate processing device and substrate processing method | |
TW202329239A (en) | Substrate processing method and substrate processing system | |
TW202326836A (en) | Substrate processing method and substrate processing system | |
TWI756620B (en) | Grinding mechanism, grinding head, grinding device, and grinding method | |
JPWO2020022187A1 (en) | Board processing system and board processing method | |
TW202341265A (en) | Substrate processing method and substrate processing system | |
US6117780A (en) | Chemical mechanical polishing method with in-line thickness detection | |
JP2023067122A (en) | Substrate processing method and substrate processing system | |
JP6444277B2 (en) | Substrate processing apparatus and substrate processing method | |
JP7470792B2 (en) | SUBSTRATE PROCESSING SYSTEM, SUBSTRATE PROCESSING METHOD, AND COMPUTER STORAGE MEDIUM | |
JP7699212B2 (en) | SUBSTRATE PROCESSING METHOD AND SUBSTRATE PROCESSING SYSTEM | |
KR20240046268A (en) | Substrate processing method and substrate processing system | |
TWI880075B (en) | Integrated cmp system and method for polishing substrates | |
TWI885165B (en) | Substrate processing system, substrate processing method and computer storage medium | |
JP7599020B2 (en) | SUBSTRATE PROCESSING METHOD AND SUBSTRATE PROCESSING SYSTEM | |
WO2025047459A1 (en) | Substrate processing method and substrate processing system | |
CN118103956A (en) | Substrate processing method and substrate processing system | |
US20240017375A1 (en) | Substrate processing system and substrate processing method | |
US20240359291A1 (en) | Determining the orientation of a substrate in-situ | |
JP2021190512A (en) | Substrate processing method and substrate processing apparatus | |
TW202446548A (en) | Process control method for pattern wafer index polishing | |
WO2024106266A1 (en) | Substrate processing method and substrate processing system | |
KR20030088584A (en) | Apparatus for controlling a semiconductor chip manufacturing process and apparatus having the same |