+

TW200801980A - Fast DCT algorithm for DSP with VLIW architecture - Google Patents

Fast DCT algorithm for DSP with VLIW architecture

Info

Publication number
TW200801980A
TW200801980A TW095137251A TW95137251A TW200801980A TW 200801980 A TW200801980 A TW 200801980A TW 095137251 A TW095137251 A TW 095137251A TW 95137251 A TW95137251 A TW 95137251A TW 200801980 A TW200801980 A TW 200801980A
Authority
TW
Taiwan
Prior art keywords
dsp
vliw architecture
dct algorithm
fast dct
vliw
Prior art date
Application number
TW095137251A
Other languages
English (en)
Inventor
Shizhong Liu
Original Assignee
Qualcomm Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Qualcomm Inc filed Critical Qualcomm Inc
Publication of TW200801980A publication Critical patent/TW200801980A/zh

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F17/00Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/10Complex mathematical operations
    • G06F17/14Fourier, Walsh or analogous domain transformations, e.g. Laplace, Hilbert, Karhunen-Loeve, transforms
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F17/00Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/10Complex mathematical operations
    • G06F17/14Fourier, Walsh or analogous domain transformations, e.g. Laplace, Hilbert, Karhunen-Loeve, transforms
    • G06F17/147Discrete orthonormal transforms, e.g. discrete cosine transform, discrete sine transform, and variations therefrom, e.g. modified discrete cosine transform, integer transforms approximating the discrete cosine transform
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F17/00Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/10Complex mathematical operations
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38Concurrent instruction execution, e.g. pipeline or look ahead

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Theoretical Computer Science (AREA)
  • Data Mining & Analysis (AREA)
  • Pure & Applied Mathematics (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Software Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Algebra (AREA)
  • Databases & Information Systems (AREA)
  • Discrete Mathematics (AREA)
  • Complex Calculations (AREA)
  • Compression Or Coding Systems Of Tv Signals (AREA)
  • Advance Control (AREA)
  • Executing Machine-Instructions (AREA)
TW095137251A 2005-10-05 2006-10-05 Fast DCT algorithm for DSP with VLIW architecture TW200801980A (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US72413105P 2005-10-05 2005-10-05
US11/377,134 US7725516B2 (en) 2005-10-05 2006-03-15 Fast DCT algorithm for DSP with VLIW architecture

Publications (1)

Publication Number Publication Date
TW200801980A true TW200801980A (en) 2008-01-01

Family

ID=37903117

Family Applications (1)

Application Number Title Priority Date Filing Date
TW095137251A TW200801980A (en) 2005-10-05 2006-10-05 Fast DCT algorithm for DSP with VLIW architecture

Country Status (7)

Country Link
US (2) US7725516B2 (zh)
EP (1) EP1952269A2 (zh)
JP (1) JP4801163B2 (zh)
KR (1) KR101041760B1 (zh)
CN (1) CN101351792B (zh)
TW (1) TW200801980A (zh)
WO (1) WO2007044598A2 (zh)

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI415474B (zh) * 2010-07-19 2013-11-11 Mstar Semiconductor Inc 視訊編/解碼器與其方法
TWI418996B (zh) * 2009-04-15 2013-12-11 Qualcomm Inc 執行一按比例縮放後的為類型ii之離散餘弦轉換(dct-ii)之方法及設備、媒體編碼裝置、非暫時電腦可讀媒體、執行一類型ii之全離散餘弦轉換(dct-ii)之方法及設備和執行一為類型iii之離散餘弦轉換(dct-iii)之方法及設備
US8718144B2 (en) 2009-06-24 2014-05-06 Qualcomm Incorporated 8-point transform for media data coding
US8762441B2 (en) 2009-06-05 2014-06-24 Qualcomm Incorporated 4X4 transform for media coding
US9069713B2 (en) 2009-06-05 2015-06-30 Qualcomm Incorporated 4X4 transform for media coding
US9075757B2 (en) 2009-06-24 2015-07-07 Qualcomm Incorporated 16-point transform for media data coding
US9081733B2 (en) 2009-06-24 2015-07-14 Qualcomm Incorporated 16-point transform for media data coding
US9118898B2 (en) 2009-06-24 2015-08-25 Qualcomm Incorporated 8-point transform for media data coding

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7725516B2 (en) * 2005-10-05 2010-05-25 Qualcomm Incorporated Fast DCT algorithm for DSP with VLIW architecture
US8340058B2 (en) * 2007-10-29 2012-12-25 Nvidia Corporation Headphone with enhanced voice communication
US20090198976A1 (en) * 2008-02-06 2009-08-06 Austel Vernon R Method and structure for high-performance matrix multiplication in the presence of several architectural obstacles
US8825015B2 (en) * 2008-09-18 2014-09-02 Nvidia Corporation Accessing web pages on communication paths with low bandwidth
US9824066B2 (en) 2011-01-10 2017-11-21 Qualcomm Incorporated 32-point transform for media data coding
US9389854B2 (en) 2013-03-15 2016-07-12 Qualcomm Incorporated Add-compare-select instruction
US9870341B2 (en) * 2016-03-18 2018-01-16 Qualcomm Incorporated Memory reduction method for fixed point matrix multiply

Family Cites Families (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
NL8601183A (nl) * 1986-05-12 1987-12-01 Philips Nv Discrete cosinus transformatie-inrichting.
JP2646844B2 (ja) * 1990-11-16 1997-08-27 日本電気株式会社 離散コサイン変換装置
JP2928684B2 (ja) * 1991-10-31 1999-08-03 株式会社東芝 Vliw型演算処理装置
JPH0883264A (ja) * 1994-09-12 1996-03-26 Nippon Telegr & Teleph Corp <Ntt> 1次元シストリックアレイ型演算器とそれを用いたdct/idct演算装置
US5943502A (en) * 1994-12-09 1999-08-24 Neomagic Israel Ltd. Apparatus and method for fast 1D DCT
CN1142162A (zh) * 1995-01-28 1997-02-05 大宇电子株式会社 二维逆离散余弦变换电路
US5826054A (en) * 1996-05-15 1998-10-20 Philips Electronics North America Corporation Compressed Instruction format for use in a VLIW processor
EP1018082A1 (en) * 1997-08-25 2000-07-12 QUALCOMM Incorporated Variable block size 2-dimensional inverse discrete cosine transform engine
US6173389B1 (en) * 1997-12-04 2001-01-09 Billions Of Operations Per Second, Inc. Methods and apparatus for dynamic very long instruction word sub-instruction selection for execution time parallelism in an indirect very long instruction word processor
EP0983557B1 (en) 1998-03-18 2019-10-02 Koninklijke Philips N.V. Data processing device for executing in parallel additions and subtractions on packed data
US6154443A (en) 1998-08-11 2000-11-28 Industrial Technology Research Institute FFT-based CDMA RAKE receiver system and method
US6839728B2 (en) * 1998-10-09 2005-01-04 Pts Corporation Efficient complex multiplication and fast fourier transform (FFT) implementation on the manarray architecture
JP4083387B2 (ja) 1999-04-29 2008-04-30 ペルトン,ウォルター・イー 離散フーリエ変換の計算
US6754687B1 (en) * 1999-11-12 2004-06-22 Pts Corporation Methods and apparatus for efficient cosine transform implementations
WO2001035267A1 (en) 1999-11-12 2001-05-17 Bops, Incorporated Methods and apparatus for efficient cosine transform implementations
US6804771B1 (en) * 2000-07-25 2004-10-12 University Of Washington Processor with register file accessible by row column to achieve data array transposition
US7027489B2 (en) 2001-04-06 2006-04-11 Interdigital Technology Corporation Iterative fast fourier transform error correction
US7689641B2 (en) * 2003-06-30 2010-03-30 Intel Corporation SIMD integer multiply high with round and shift
EP1536647A1 (en) * 2003-11-26 2005-06-01 STMicroelectronics Limited A video decoding device
FI118747B (fi) 2004-01-23 2008-02-29 Abb Oy Automaattinen ohjauslaite
JP4283131B2 (ja) * 2004-02-12 2009-06-24 パナソニック株式会社 プロセッサ及びコンパイル方法
US7725516B2 (en) * 2005-10-05 2010-05-25 Qualcomm Incorporated Fast DCT algorithm for DSP with VLIW architecture

Cited By (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI418996B (zh) * 2009-04-15 2013-12-11 Qualcomm Inc 執行一按比例縮放後的為類型ii之離散餘弦轉換(dct-ii)之方法及設備、媒體編碼裝置、非暫時電腦可讀媒體、執行一類型ii之全離散餘弦轉換(dct-ii)之方法及設備和執行一為類型iii之離散餘弦轉換(dct-iii)之方法及設備
US8762441B2 (en) 2009-06-05 2014-06-24 Qualcomm Incorporated 4X4 transform for media coding
US9069713B2 (en) 2009-06-05 2015-06-30 Qualcomm Incorporated 4X4 transform for media coding
US8718144B2 (en) 2009-06-24 2014-05-06 Qualcomm Incorporated 8-point transform for media data coding
US9075757B2 (en) 2009-06-24 2015-07-07 Qualcomm Incorporated 16-point transform for media data coding
US9081733B2 (en) 2009-06-24 2015-07-14 Qualcomm Incorporated 16-point transform for media data coding
US9118898B2 (en) 2009-06-24 2015-08-25 Qualcomm Incorporated 8-point transform for media data coding
US9319685B2 (en) 2009-06-24 2016-04-19 Qualcomm Incorporated 8-point inverse discrete cosine transform including odd and even portions for media data coding
TWI415474B (zh) * 2010-07-19 2013-11-11 Mstar Semiconductor Inc 視訊編/解碼器與其方法

Also Published As

Publication number Publication date
US8396916B2 (en) 2013-03-12
JP4801163B2 (ja) 2011-10-26
WO2007044598A3 (en) 2008-08-14
WO2007044598A2 (en) 2007-04-19
KR20080063386A (ko) 2008-07-03
CN101351792B (zh) 2010-12-22
JP2009516238A (ja) 2009-04-16
US7725516B2 (en) 2010-05-25
US20100235421A1 (en) 2010-09-16
CN101351792A (zh) 2009-01-21
US20070078921A1 (en) 2007-04-05
KR101041760B1 (ko) 2011-06-17
EP1952269A2 (en) 2008-08-06

Similar Documents

Publication Publication Date Title
TW200801980A (en) Fast DCT algorithm for DSP with VLIW architecture
ATE447740T1 (de) Dynamisch erzeugtes betriebssystem für sensorennetze
WO2005103888A3 (en) Multi-scalar extension for simd instruction set processors
WO2009037731A1 (ja) 翻訳装置と翻訳方法および翻訳プログラムとプロセッサコアの制御方法およびプロセッサ
WO2010105887A3 (en) Processing array data on simd multi-core processor architectures
WO2006089189A3 (en) System and method of correcting a branch misprediction
WO2007018468A8 (en) Programmable digital signal processor including a clustered simd microarchitecture configured to execute complex vector instructions
JP2009516238A5 (zh)
WO2010121077A3 (en) Computing even-sized discrete cosine transforms
GB2468461A (en) Unified processor architecture for processing general and graphics workload
ATE463788T1 (de) Datenverarbeitungseinheit für anweisungen in geschachtelten schleifen
DE60222163D1 (de) Akkumulations-(mac-)einheit für einzelanweisungs-/ mehrfachdaten-(simd-) anweisungen
WO2006004710A3 (en) Execution of hardware description language (hdl) programs
TW200604941A (en) Processor having parallel vector multiply and reduce operations with sequential semantics
WO2007078784A3 (en) Apparatus and method for performing signal processing
WO2006085639A3 (en) Methods and apparatus for instruction set emulation
DE602008004559D1 (de) Mehrbandsignalen
WO2011044398A3 (en) Computer for amdahl-compliant algorithms like matrix inversion
TW200602972A (en) Digital signal processors with configurable dual-MAC and dual-ALU
WO2008142750A1 (ja) 演算ユニット、プロセッサ及びプロセッサアーキテクチャ
WO2005109221A3 (en) A bit serial processing element for a simd array processor
HK1047485B (zh) 建筑一预定程序指示超高速缓冲存储器的方法及仪器
AU2001285072A1 (en) Method and apparatus for instruction set architecture to perform primary and shadow digital signal processing sub-instructions simultaneously
TW200727637A (en) A FFT processor, and implement method thereof and an OFDM processor using the same
TW200703143A (en) Methods and apparatus for improving processing performance using instruction dependency check depth
点击 这是indexloc提供的php浏览器服务,不要输入任何密码和下载