GB2325083B - A dual damascene process - Google Patents
A dual damascene processInfo
- Publication number
- GB2325083B GB2325083B GB9709431A GB9709431A GB2325083B GB 2325083 B GB2325083 B GB 2325083B GB 9709431 A GB9709431 A GB 9709431A GB 9709431 A GB9709431 A GB 9709431A GB 2325083 B GB2325083 B GB 2325083B
- Authority
- GB
- United Kingdom
- Prior art keywords
- dual damascene
- damascene process
- dual
- damascene
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
- H01L21/76807—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics for dual damascene structures
- H01L21/7681—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics for dual damascene structures involving one or more buried masks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
- H01L21/76804—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics by forming tapered via holes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Electrodes Of Semiconductors (AREA)
Priority Applications (6)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GB9709431A GB2325083B (en) | 1997-05-09 | 1997-05-09 | A dual damascene process |
DE19719909A DE19719909A1 (en) | 1997-05-09 | 1997-05-13 | Dual damascene process for integrated circuits |
FR9705992A FR2763424B1 (en) | 1997-05-09 | 1997-05-15 | DOUBLE DAMASCINATION PROCESS |
JP9140353A JPH10335456A (en) | 1997-05-09 | 1997-05-29 | Manufacture of integrated circuit |
NL1006162A NL1006162C2 (en) | 1997-05-09 | 1997-05-29 | Method for manufacturing an integrated circuit with conductor structures. |
US08/873,500 US5801094A (en) | 1997-02-28 | 1997-06-12 | Dual damascene process |
Applications Claiming Priority (6)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GB9709431A GB2325083B (en) | 1997-05-09 | 1997-05-09 | A dual damascene process |
DE19719909A DE19719909A1 (en) | 1997-05-09 | 1997-05-13 | Dual damascene process for integrated circuits |
FR9705992A FR2763424B1 (en) | 1997-05-09 | 1997-05-15 | DOUBLE DAMASCINATION PROCESS |
JP9140353A JPH10335456A (en) | 1997-05-09 | 1997-05-29 | Manufacture of integrated circuit |
NL1006162A NL1006162C2 (en) | 1997-05-09 | 1997-05-29 | Method for manufacturing an integrated circuit with conductor structures. |
US08/873,500 US5801094A (en) | 1997-02-28 | 1997-06-12 | Dual damascene process |
Publications (3)
Publication Number | Publication Date |
---|---|
GB9709431D0 GB9709431D0 (en) | 1997-07-02 |
GB2325083A GB2325083A (en) | 1998-11-11 |
GB2325083B true GB2325083B (en) | 1999-04-14 |
Family
ID=27545067
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
GB9709431A Expired - Fee Related GB2325083B (en) | 1997-02-28 | 1997-05-09 | A dual damascene process |
Country Status (5)
Country | Link |
---|---|
JP (1) | JPH10335456A (en) |
DE (1) | DE19719909A1 (en) |
FR (1) | FR2763424B1 (en) |
GB (1) | GB2325083B (en) |
NL (1) | NL1006162C2 (en) |
Families Citing this family (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6346454B1 (en) * | 1999-01-12 | 2002-02-12 | Agere Systems Guardian Corp. | Method of making dual damascene interconnect structure and metal electrode capacitor |
JP2000216247A (en) * | 1999-01-22 | 2000-08-04 | Nec Corp | Semiconductor device and its manufacture |
JP3502288B2 (en) | 1999-03-19 | 2004-03-02 | 富士通株式会社 | Semiconductor device and manufacturing method thereof |
US6313025B1 (en) * | 1999-08-30 | 2001-11-06 | Agere Systems Guardian Corp. | Process for manufacturing an integrated circuit including a dual-damascene structure and an integrated circuit |
JP4858895B2 (en) * | 2000-07-21 | 2012-01-18 | 富士通セミコンダクター株式会社 | Manufacturing method of semiconductor device |
KR100368320B1 (en) * | 2000-12-28 | 2003-01-24 | 주식회사 하이닉스반도체 | Method of manufacturing a metal wiring in a semiconductor device |
JP2011077468A (en) * | 2009-10-02 | 2011-04-14 | Panasonic Corp | Semiconductor device manufacturing method and semiconductor device |
JP5104924B2 (en) * | 2010-08-23 | 2012-12-19 | 富士通セミコンダクター株式会社 | Semiconductor device |
JP5891846B2 (en) * | 2012-02-24 | 2016-03-23 | 富士通セミコンダクター株式会社 | Manufacturing method of semiconductor device |
JP6853663B2 (en) * | 2015-12-28 | 2021-03-31 | 株式会社半導体エネルギー研究所 | Semiconductor device |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0224013A2 (en) * | 1985-10-28 | 1987-06-03 | International Business Machines Corporation | Method for producing coplanar multi-level metal/insulator films on a substrate |
EP0435187A2 (en) * | 1989-12-26 | 1991-07-03 | Fujitsu Limited | Method of fabricating a semiconductor device |
US5466639A (en) * | 1994-10-06 | 1995-11-14 | Micron Semiconductor, Inc. | Double mask process for forming trenches and contacts during the formation of a semiconductor memory device |
WO1996012297A2 (en) * | 1994-10-11 | 1996-04-25 | Advanced Micro Devices, Inc. | Simplified dual damascene process for multilevel metallization and interconnection structure |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5246883A (en) * | 1992-02-06 | 1993-09-21 | Sgs-Thomson Microelectronics, Inc. | Semiconductor contact via structure and method |
US5801094A (en) * | 1997-02-28 | 1998-09-01 | United Microelectronics Corporation | Dual damascene process |
-
1997
- 1997-05-09 GB GB9709431A patent/GB2325083B/en not_active Expired - Fee Related
- 1997-05-13 DE DE19719909A patent/DE19719909A1/en not_active Ceased
- 1997-05-15 FR FR9705992A patent/FR2763424B1/en not_active Expired - Fee Related
- 1997-05-29 NL NL1006162A patent/NL1006162C2/en not_active IP Right Cessation
- 1997-05-29 JP JP9140353A patent/JPH10335456A/en active Pending
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0224013A2 (en) * | 1985-10-28 | 1987-06-03 | International Business Machines Corporation | Method for producing coplanar multi-level metal/insulator films on a substrate |
EP0435187A2 (en) * | 1989-12-26 | 1991-07-03 | Fujitsu Limited | Method of fabricating a semiconductor device |
US5466639A (en) * | 1994-10-06 | 1995-11-14 | Micron Semiconductor, Inc. | Double mask process for forming trenches and contacts during the formation of a semiconductor memory device |
WO1996012297A2 (en) * | 1994-10-11 | 1996-04-25 | Advanced Micro Devices, Inc. | Simplified dual damascene process for multilevel metallization and interconnection structure |
Also Published As
Publication number | Publication date |
---|---|
FR2763424A1 (en) | 1998-11-20 |
GB9709431D0 (en) | 1997-07-02 |
FR2763424B1 (en) | 2003-06-27 |
GB2325083A (en) | 1998-11-11 |
NL1006162C2 (en) | 1998-12-01 |
JPH10335456A (en) | 1998-12-18 |
DE19719909A1 (en) | 1998-11-19 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
GB9701251D0 (en) | Process | |
GB9710521D0 (en) | Process | |
SG92647A1 (en) | A simplified dual damascene process | |
GB9724004D0 (en) | Process | |
GB2330556B (en) | Process | |
GB2325083B (en) | A dual damascene process | |
GB9716567D0 (en) | Process | |
GB9724195D0 (en) | Process | |
GB9722447D0 (en) | Process | |
IL133351A0 (en) | Bromination process | |
GB9723646D0 (en) | Process | |
GB9715312D0 (en) | Process | |
GB9708304D0 (en) | Process | |
IL132353A0 (en) | A new process | |
GB9700331D0 (en) | Process | |
GB9715402D0 (en) | Process | |
GB9725010D0 (en) | Process | |
GB9727126D0 (en) | Process | |
GB9714310D0 (en) | Process | |
GB2340302A8 (en) | Dual damascene process | |
GB9708305D0 (en) | Process | |
GB9700586D0 (en) | Process | |
GB9718406D0 (en) | Process | |
GB9605301D0 (en) | A process | |
GB9605273D0 (en) | A process |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PCNP | Patent ceased through non-payment of renewal fee |
Effective date: 20140509 |