CN119341520B - A clock and data recovery circuit adaptive method and device - Google Patents
A clock and data recovery circuit adaptive method and device Download PDFInfo
- Publication number
- CN119341520B CN119341520B CN202411900973.0A CN202411900973A CN119341520B CN 119341520 B CN119341520 B CN 119341520B CN 202411900973 A CN202411900973 A CN 202411900973A CN 119341520 B CN119341520 B CN 119341520B
- Authority
- CN
- China
- Prior art keywords
- cdr
- clock
- loop filter
- integrator
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 238000011084 recovery Methods 0.000 title claims abstract description 38
- 238000000034 method Methods 0.000 title claims abstract description 18
- 230000003044 adaptive effect Effects 0.000 title claims abstract description 9
- 230000004044 response Effects 0.000 claims abstract description 23
- 238000001514 detection method Methods 0.000 claims abstract description 21
- 230000008859 change Effects 0.000 claims abstract description 16
- 238000013461 design Methods 0.000 claims abstract description 11
- 238000004458 analytical method Methods 0.000 claims description 13
- 238000001914 filtration Methods 0.000 claims description 13
- 235000019580 granularity Nutrition 0.000 claims description 12
- 238000005070 sampling Methods 0.000 claims description 8
- 230000001052 transient effect Effects 0.000 claims description 6
- 230000003247 decreasing effect Effects 0.000 claims description 4
- 230000001934 delay Effects 0.000 claims description 3
- 230000008569 process Effects 0.000 claims description 3
- 238000012545 processing Methods 0.000 claims description 3
- 230000008030 elimination Effects 0.000 claims description 2
- 238000003379 elimination reaction Methods 0.000 claims description 2
- 238000004891 communication Methods 0.000 abstract description 4
- 238000005516 engineering process Methods 0.000 abstract description 2
- 238000010586 diagram Methods 0.000 description 4
- 238000012986 modification Methods 0.000 description 3
- 230000004048 modification Effects 0.000 description 3
- 230000005540 biological transmission Effects 0.000 description 2
- 238000012544 monitoring process Methods 0.000 description 2
- 238000012546 transfer Methods 0.000 description 2
- 101150096839 Fcmr gene Proteins 0.000 description 1
- 230000002159 abnormal effect Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 108010052322 limitin Proteins 0.000 description 1
- 230000010355 oscillation Effects 0.000 description 1
- 238000007142 ring opening reaction Methods 0.000 description 1
- 230000007306 turnover Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
- H03H21/00—Adaptive networks
- H03H21/0012—Digital adaptive filters
- H03H21/0043—Adaptive algorithms
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03G—CONTROL OF AMPLIFICATION
- H03G11/00—Limiting amplitude; Limiting rate of change of amplitude
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
- H03H21/00—Adaptive networks
- H03H21/0012—Digital adaptive filters
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
- H03H21/00—Adaptive networks
- H03H21/0012—Digital adaptive filters
- H03H21/0067—Means or methods for compensation of undesirable effects
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
- H03L7/093—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal using special filtering or amplification characteristics in the loop
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/10—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range
- H03L7/107—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range using a variable transfer function for the loop, e.g. low pass filter having a variable bandwidth
- H03L7/1075—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range using a variable transfer function for the loop, e.g. low pass filter having a variable bandwidth by changing characteristics of the loop filter, e.g. changing the gain, changing the bandwidth
Landscapes
- Synchronisation In Digital Transmission Systems (AREA)
Abstract
本发明公开一种时钟与数据恢复电路的自适应方法和装置，涉及通讯技术领域，包括以下步骤，通过判断出发送时钟与接收时钟之间的相位偏差和频率偏差，通过将相位误差信号传输至环路滤波器，分析环路滤波器的频率响应，确定参数调整的范围和相对关系，实时计算环路滤波器输出的统计特性，判定时钟与数据恢复电路工作状态，实现时钟与数据恢复电路状态机，根据环路滤波器输出的统计特性并基于门限检测的原理，决定调整环路滤波器的参数和输出范围。本发明通过监控时钟与数据恢复电路的工作状态，根据状态变化实时调整环路滤波器的设计参数，在保证频率捕捉范围的同时，改善时钟与数据恢复电路稳态下的相位噪声，提高数据采集的稳定性。
The present invention discloses an adaptive method and device for a clock and data recovery circuit, which relates to the field of communication technology and includes the following steps: by judging the phase deviation and frequency deviation between the sending clock and the receiving clock, by transmitting the phase error signal to the loop filter, analyzing the frequency response of the loop filter, determining the range and relative relationship of parameter adjustment, calculating the statistical characteristics of the loop filter output in real time, determining the working state of the clock and data recovery circuit, realizing the clock and data recovery circuit state machine, and determining the parameters and output range of the loop filter according to the statistical characteristics of the loop filter output and based on the principle of threshold detection. The present invention monitors the working state of the clock and data recovery circuit, adjusts the design parameters of the loop filter in real time according to the state change, improves the phase noise of the clock and data recovery circuit in steady state while ensuring the frequency capture range, and improves the stability of data acquisition.
Description
Technical Field
The present invention relates to the field of communications technologies, and in particular, to a method and an apparatus for self-adapting a clock and data recovery circuit.
Background
Clock and data recovery circuit Clock and Data Recovery, abbreviated as CDR, is a core functional module of modern digital communication system and is widely used in various wireless and wired communication systems. The goal of the clock and data recovery circuit is to track the clock drift and a range of clock jitter at the transmitting end at the receiving end to ensure correct data sampling. The principle of CDR is that the data is sampled by using the multi-phase clock generated locally by the receiving end, the edge of the data bit is judged by the phase discriminator, the output of the phase discriminator is filtered and then controlled by the voltage-controlled oscillator or the phase interpolator to form a loop, and the edge alignment of the local sampling clock and the edge of the received data is adjusted, thereby realizing the recovery of the clock with the same frequency and the same phase as the data.
Among the many components used in clock and data recovery circuits, loop filters are the most important component because they determine the system transfer function and dynamic range, the bandwidth, type and order of the loop filter need to trade off the noise versus frequency capture range metrics, and system stability, and CDR loop filters need to provide sufficient bandwidth to achieve the same frequency, in-phase clock recovery when there is a large frequency offset between the transmit and receive clocks. On the other hand, after the clock and data recovery circuit enters a steady state, an excessively wide loop bandwidth can cause larger output phase noise, and the stability of data sampling is affected.
Disclosure of Invention
The present invention is directed to a method and apparatus for clock and data recovery circuit to solve the above-mentioned problems.
In order to achieve the above purpose, the invention provides a self-adaptive method of a clock and data recovery circuit, comprising the following steps:
step S1, receiving data sent by a sending device through a sampler, and processing and transmitting data signals;
Step S2, receiving the data signal transmitted by the sampler through the phase discriminator, judging the phase deviation and the frequency deviation between the transmitting clock and the receiving clock, and outputting the phase deviation and the frequency deviation as phase error signals ;
Step S3 by phase error signalTransmitting the signals to a loop filter to remove noise and interference signals, firstly analyzing the frequency response of the loop filter, and determining the range and the relative relation of parameter adjustment;
s4, calculating the statistical characteristics of loop filter output in real time, and judging the working state of the CDR;
step S5, finally, a CDR state machine is realized, and according to the statistical characteristics of loop filtering output and based on the principle of threshold detection, how to adjust parameters and output range of loop filtering is determined;
and S6, the output signal of the loop filter enters a voltage-controlled oscillator to form a loop, and the edge alignment of the local sampling clock and the edge of the received data is adjusted, so that the recovery of the clock with the same frequency and the same phase as the data is realized.
Preferably, in the step S3, the loop filter ring-opening frequency response, taking a second-order loop filter as an example, is given by the formula:
;
Is known to be The system function of the CDR is:
;
the system function H (Z) has (N+1) poles, and a single zero In order to ensure the stability and causality of the system, the (n+1) poles of H (Z) are all required to be in a unit circle (|z|=1), the distribution of the poles and zero affects the frequency response of the system together, and given the system delay N, the system analysis determines K, K 1 and the adjustment range and relative relation of K 2, wherein K is the common gain of the CDR loop, K 1 and K 2 are the gains of the first-order and second-order integrators respectively, and the method of the system analysis is applicable to the second-order loop filter and the loop filter with any order.
Preferably, in step S4, the method is as followsThe operating state of the CDR can be divided into a capture phase and a tracking phase, where,To a large extent, at this timeAlong with itRapid changes, requiring H (Z) to provide sufficient bandwidth, increased K, and each order integrator gain (K 1,K2, …Kn) to ensure system stabilityFast followingIs a variation of (c).
Preferably, said step S4 is performed during a tracking phase,Jitter around 0 is generated, and CDR is avoidedAlong with itIs unnecessarily varied, it is necessary to reduce K, and the integrator gain of each stage (K 1,K2, …Kn).
Preferably, the CDR state machine in step S5 includes:
a. the common gain of the clock and the data recovery circuit and the gain of the loop filter integrator are both configurable in real time;
b. The output of the clock and data recovery circuit comprises a limiter, and the output amplitude of the limiter is configurable;
c. For the non-limited phase output and frequency output of the loop filter, their statistical properties, including but not limited to mean and variance, are calculated in real time.
Preferably, the CDR state machine in step S5 includes two important design parameters, acq_th and track_th, corresponding to the detection thresholds of CDR tending to capture state and CDR tending to track state, respectively, and the main task is to calculate the statistical characteristics of phase output and frequency output of the loop filter, and compare with the set thresholds acq_th and track_th.
Preferably, the CDR state machine further comprises:
the CDR state machine decides the moment and direction of adjusting K and the gains of the integrator of each order, when the CDR is in a capturing state, the K and the gains of the integrator of each order need to be kept high, when the CDR state tends to be converged, the K and the gains of the integrator of each order can be gradually reduced;
b. The respective adjustment ranges and adjustment granularities of the given system delays N, K and the gains of the integrator of each order are determined by the stability analysis and the frequency response of the system function H (Z);
c. Whether increasing K and each order integrator gain or decreasing K and each order integrator gain, the value of each gain change cannot exceed a set threshold to smooth out the transient response caused by the gain change.
Preferably, the CDR state machine further comprises:
when the CDR tends to be in a capturing state, increasing K and the gains of the integrator of each step according to the granularity calculated in advance, and correspondingly adjusting output amplitude limiting, wherein the K and the gains of the integrator of each step are required to be in a preset range;
When the CDR tends to be in a tracking state, K and the gains of the integrator of each step are reduced according to the granularity calculated in advance, and the output amplitude limit is correspondingly adjusted, wherein the K and the gains of the integrator of each step are required to be in a preset range;
c. In the CDR state adjustment process, the detection thresholds acq _ th and track _ th are also adjusted based on the corresponding design granularity, respectively, such that when K, and the respective order integrator gains increase, AndThe detection thresholds acq _ th and track _ th based on both statistics increase as well, and as K, and the integrator gains of the respective stages decrease,AndThe detection thresholds acq_th and track_th based on the statistical characteristics of both are also reduced;
d. The state machine comprises a waiting state, wherein when the parameters of the CDR change, the state machine enters the waiting state, and unstable results caused by transient response are ignored.
An adaptive device of a clock and data recovery circuit, comprising:
The sampler is used for receiving the data sent by the sending device;
A phase detector connected to the sampler for determining a phase deviation and a frequency deviation between the transmit clock and the receive clock and outputting a phase error signal ;
The loop filter is connected with the phase discriminator and is used for adjusting the built-in gain and the output range of the loop filter in real time according to the working state of the CDR;
and the voltage-controlled oscillator is connected with the loop filter and the sampler.
Preferably, the loop filter includes:
A gain unit for adjusting the intensity of the phase detector output signal and adjusting the gain of the amplifier to match the state of the clock and data recovery circuit;
the delayer is used for adjusting the response time of the gain device;
The statistical characteristic analysis module is used for calculating the statistical characteristic of loop filter output in real time and judging the working state of the CDR;
the CDR state machine is used for adjusting parameters and output range of loop filtering according to statistical characteristics of loop filtering output and based on a principle of threshold detection;
limiter for dynamic range control, peak protection and noise cancellation.
The invention has the technical effects and advantages that:
The invention utilizes the setting mode of matching the statistical characteristic of loop filter output and CDR state machine, determines the range and relative relation of parameter adjustment by analyzing the frequency response of the loop filter, calculates the statistical characteristic of loop filter output in real time for judging the working state of CDR, realizes the CDR state machine, determines and adjusts the parameter and output range of loop filter according to the statistical characteristic of loop filter output and based on the principle of threshold detection, achieves the aim of monitoring the working state of CDR circuit, adjusts the design parameter of loop filter in real time according to the state change, improves the phase noise under CDR steady state and improves the stability of data acquisition while ensuring enough frequency capturing range.
Drawings
FIG. 1 is a schematic diagram of the CDR adaptive filtering principle of the present invention.
FIG. 2 is a schematic diagram of a CDR state machine according to the present invention.
FIG. 3 is a schematic diagram of a CDR adaptive device according to the present invention.
Fig. 4 is a schematic diagram of a two-loop filter structure according to the present invention.
Detailed Description
The following description of the embodiments of the present invention will be made clearly and completely with reference to the accompanying drawings, in which it is apparent that the embodiments described are only some embodiments of the present invention, but not all embodiments. All other embodiments, which can be made by those skilled in the art based on the embodiments of the invention without making any inventive effort, are intended to be within the scope of the invention.
The invention provides an adaptive method of a clock and data recovery circuit as shown in fig. 1-2, which comprises the following steps:
step S1, receiving data sent by a sending device through a sampler, and processing and transmitting data signals;
Step S2, receiving the data signal transmitted by the sampler through the phase discriminator, judging the phase deviation and the frequency deviation between the transmitting clock and the receiving clock, and outputting the phase deviation and the frequency deviation as phase error signals ;
Step S3 by phase error signalTransmitting the signals to a loop filter to remove noise and interference signals, firstly analyzing the frequency response of the loop filter, and determining the range and the relative relation of parameter adjustment;
s4, calculating the statistical characteristics of loop filter output in real time, and judging the working state of the CDR;
step S5, finally, a CDR state machine is realized, and according to the statistical characteristics of loop filtering output and based on the principle of threshold detection, how to adjust parameters and output range of loop filtering is determined;
and S6, the output signal of the loop filter enters a voltage-controlled oscillator to form a loop, and the edge alignment of the local sampling clock and the edge of the received data is adjusted, so that the recovery of the clock with the same frequency and the same phase as the data is realized.
In step S3, taking the second-order loop filter as an example, the formula is:
;
Is known to be The system function of the CDR is:
;
the system function H (Z) has (N+1) poles, and a single zero . To ensure stability and causality of the system, the (n+1) poles of H (Z) need to be all within the unit circle (|z|=1), and the distribution of zeros and poles together affect the frequency response of the system. Given the system delay N, the system analysis determines K, K 1, and the adjustment range and relative relationship of K 2, Z/(Z-1) is the integrating circuit Z transform, and K 1 and K 2 are the gains of the first and second order integrators, respectively. It should be noted that a delay is inevitably introduced in the system implementation, so the delay logic Z -N must be included in the transfer function for the phase output and the frequency output, and the second order loop filter is the loop filter most commonly used in CDRs, but can be extended to any order of loop filter.
According to the following steps S4The operating state of the CDR can be divided into a capture phase and a tracking phase, where,To a large extent, at this timeAlong with itRapid changes, requiring H (Z) to provide sufficient bandwidth, increased and various integrator gains (K 1,K2, …Kn) to ensure system stabilityFast followingIs provided, during the tracking phase,Jitter around 0 is generated, and CDR is avoidedAlong with itUnnecessary variations in jitter, need to be reduced and the integrator gains of each order (K 1,K2, …Kn), when CDR is enabled, due to unknown frequency and phase offsets between transmit and receive clocks,And particularly when the frequency deviation is large,Oscillations may occur, withGradually lockingIn the course of the variation of (a),Gradually decreasing the absolute value of (a) to finally realize dynamic balance, at this time ≈,|I≡0, during the capture phase and tracking phase,There will be a difference in the range of values of (2), the former, the system design hopes to accelerateCan quickly catch up with the change of (a)Variations of (2) are not intended to limitIn the latter state, however, the system design wishes to avoid occasional abnormal events leading toSo that it is required toIs limited in a certain range, and can be adjusted in real time while adaptively adjusting loop filtering parametersIs provided.
The CDR state machine in step S5 includes:
a. the common gain of the clock and the data recovery circuit and the gain of the loop filter integrator are both configurable in real time;
b. The output of the clock and data recovery circuit comprises a limiter, and the output amplitude of the limiter is configurable;
c. For the non-limited phase output and frequency output of the loop filter, their statistical properties, including but not limited to mean and variance, are calculated in real time.
In step S5, the CDR state machine comprises two important design parameters, namely acq_th and track_th, which correspond to detection thresholds of CDR tending to capture state and CDR tending to track state respectively, and mainly work is to calculate the statistical characteristics of phase output and frequency output of a loop filter and compare the statistical characteristics with set thresholds acq_th and track_th.
The CDR state machine further comprises:
the CDR state machine decides the moment and direction of adjusting K and the gains of the integrator of each order, when the CDR is in a capturing state, the K and the gains of the integrator of each order need to be kept high, when the CDR state tends to be converged, the K and the gains of the integrator of each order can be gradually reduced;
b. The respective adjustment ranges and adjustment granularities of the given system delays N, K and the gains of the integrator of each order are determined by the stability analysis and the frequency response of the system function H (Z);
c. Whether increasing K and each order integrator gain or decreasing K and each order integrator gain, the value of each gain change cannot exceed a set threshold to smooth out the transient response caused by the gain change.
The CDR state machine further comprises:
when the CDR tends to be in a capturing state, increasing K and the gains of the integrator of each step according to the granularity calculated in advance, and correspondingly adjusting output amplitude limiting, wherein the K and the gains of the integrator of each step are required to be in a preset range;
When the CDR tends to be in a tracking state, K and the gains of the integrator of each step are reduced according to the granularity calculated in advance, and the output amplitude limit is correspondingly adjusted, wherein the K and the gains of the integrator of each step are required to be in a preset range;
c. In the CDR state adjustment process, the detection thresholds acq _ th and track _ th are also adjusted based on the corresponding design granularity, respectively, such that when K, and the respective order integrator gains increase, AndThe detection thresholds acq _ th and track _ th based on both statistics increase as well, and as K, and the integrator gains of the respective stages decrease,AndThe detection thresholds acq_th and track_th based on the statistical characteristics of both are also reduced;
d. The state machine comprises a waiting state, wherein when the parameters of the CDR change, the state machine enters the waiting state, and unstable results caused by transient response are ignored.
The invention provides a self-adaptive device of a clock and data recovery circuit as shown in figures 3-4, which comprises a sampler, a phase detector, a loop filter and a voltage-controlled oscillator, wherein the sampler is used for receiving data sent by a sending device, the phase detector is connected with the sampler, and is used for judging phase deviation and frequency deviation between a sending clock and a receiving clock and outputting a phase error signalThe loop filter is connected with the phase discriminator, the loop filter is used for adjusting the built-in gain and the output range of the loop filter in real time according to the working state of the CDR, the loop filter is composed of a first-order or multi-order integrator, the voltage-controlled oscillator is connected with the loop filter and the sampler, the phase discriminator can judge the phase deviation and the frequency deviation between the sending clock and the receiving clock based on the turnover characteristic of the digital signal after sampling, the receiving sampling clock is assumed to be unchanged and the influence of noise and a channel is eliminated, when the sending clock and the receiving clock are in the same frequency and different phase, the error signal is a constant which is not changed with time, when the frequency of the sending clock and the receiving clock are deviated,The change slope is normalized frequency deviation with time linear change, so theoretically, the receiving device can analyzeRecovering the ideal transmission clock but the transmission channel and analog front end result inIncluding significant linear and nonlinear disturbances, as well as noise, masks true phase and frequency deviations, soNoise and interference signals must be removed by the loop filter before it can be used for local clock reconstruction.
The loop filter comprises a gain device, a delay device, a statistical characteristic analysis module, a CDR state machine and a limiter, wherein the gain device is used for adjusting the intensity of an output signal of the phase discriminator and adjusting the gain of the amplifier to match the state of a clock and data recovery circuit, the delay device is used for adjusting the response time of the gain device, the statistical characteristic analysis module is used for calculating the statistical characteristic of loop filter output in real time and judging the working state of the CDR, the CDR state machine is used for adjusting the parameters and the output range of the loop filter according to the statistical characteristic of the loop filter output and based on the principle of threshold detection, and the limiter is used for dynamic range control, peak protection and noise elimination.
The principle of the invention is as follows:
The frequency response of the loop filter is analyzed, the range and the relative relation of parameter adjustment are determined, the statistical characteristic of the loop filter output is calculated in real time and is used for judging the working state of the CDR, a CDR state machine is realized, the parameter and the output range of the loop filter are determined and adjusted according to the statistical characteristic of the loop filter output and based on the principle of threshold detection, the aim of monitoring the working state of the CDR circuit is achieved, the design parameter of the loop filter is adjusted in real time according to the state change, the phase noise under the CDR steady state is improved while the enough frequency capturing range is ensured, and the stability of data acquisition is improved.
It should be noted that the foregoing description is only a preferred embodiment of the present invention, and although the present invention has been described in detail with reference to the foregoing embodiments, it should be understood that modifications, equivalents, improvements and modifications to the technical solution described in the foregoing embodiments may occur to those skilled in the art, and all modifications, equivalents, and improvements are intended to be included within the spirit and principle of the present invention.
Claims (7)
1. An adaptive method of a clock and data recovery circuit, comprising the steps of:
step S1, receiving data sent by a sending device through a sampler, and processing and transmitting data signals;
Step S2, receiving the data signal transmitted by the sampler through the phase discriminator, judging the phase deviation and the frequency deviation between the transmitting clock and the receiving clock, and outputting the phase deviation and the frequency deviation as phase error signals ;
Step S3 by phase error signalTransmitting the signals to a loop filter to remove noise and interference signals, firstly analyzing the frequency response of the loop filter, and determining the range and the relative relation of parameter adjustment;
Step S4, calculating the statistical characteristic of the loop filter output in real time for judging the working state of the CDR according to The operating state of the CDR can be divided into a capture phase and a tracking phase, where,Change at this timeAlong with itVarying, providing sufficient bandwidth, increasing K, and the gain of each order integrator, while ensuring system stability, such thatFast followingIs provided, during the tracking phase,Jitter around 0 is generated, and CDR is avoidedAlong with itReducing K and the gain of each order integrator, wherein K is the common gain of the CDR loop;
Finally, a CDR state machine is realized, parameters and output ranges of loop filtering are adjusted according to the statistical characteristics of loop filtering output and based on a principle of threshold detection, the CDR state machine comprises common gain of a clock and data recovery circuit and gain of a loop filter integrator which are all configurable in real time, the output of the clock and data recovery circuit comprises a limiter, the output amplitude of the limiter is configurable, and the statistical characteristics of the phase output and the frequency output of the loop filter which are not limited by the limiter are calculated in real time, including but not limited to mean value and variance;
and S6, the output signal of the loop filter enters a voltage-controlled oscillator to form a loop, and the edge alignment of the local sampling clock and the edge of the received data is adjusted, so that the recovery of the clock with the same frequency and the same phase as the data is realized.
2. The adaptive method of a clock and data recovery circuit according to claim 1, wherein the loop filter open loop frequency response in step S3 is represented by the following formula:
;
Is known to be (Z)= (Z)- (Z) the system function of the CDR is:
;
the system function H (Z) has (N+1) poles, and a single zero The stability and causality of the system are guaranteed, the (n+1) poles of the H (Z) are required to be in a unit circle (|Z|=1), the distribution of the zero poles and the pole points commonly influence the frequency response of the system, the system analysis determines K, K 1 and the adjustment range and the relative relation of K 2 given the system delay N, K 1 and K 2 are the gains of a first-order integrator and a second-order integrator respectively, and the system analysis method is suitable for a second-order loop filter and a loop filter with any order.
3. The method of claim 1, wherein the CDR state machine in step S5 includes two important design parameters, acq_th and track_th, corresponding to the detection thresholds of CDR tending to capture state and CDR tending to track state, respectively, and the main task is to calculate the statistical characteristics of the phase output and frequency output of the loop filter, and compare with the set thresholds acq_th and track_th.
4. A method of adapting a clock and data recovery circuit according to claim 3, wherein said CDR state machine further comprises:
the CDR state machine decides the moment and direction of adjusting K and the gains of the integrator of each order, when the CDR is in a capturing state, the K and the gains of the integrator of each order need to be kept high, when the CDR state tends to be converged, the K and the gains of the integrator of each order can be gradually reduced;
b. The respective adjustment ranges and adjustment granularities of the given system delays N, K and the gains of the integrator of each order are determined by the stability analysis and the frequency response of the system function H (Z);
c. Whether increasing K and each order integrator gain or decreasing K and each order integrator gain, the value of each gain change cannot exceed a set threshold to smooth out the transient response caused by the gain change.
5. The method of adapting a clock and data recovery circuit according to claim 4, wherein said CDR state machine further comprises:
when the CDR tends to be in a capturing state, increasing K and the gains of the integrator of each step according to the granularity calculated in advance, and correspondingly adjusting output amplitude limiting, wherein the K and the gains of the integrator of each step are required to be in a preset range;
When the CDR tends to be in a tracking state, K and the gains of the integrator of each step are reduced according to the granularity calculated in advance, and the output amplitude limit is correspondingly adjusted, wherein the K and the gains of the integrator of each step are required to be in a preset range;
c. In the CDR state adjustment process, the detection thresholds acq_th and track_th are also adjusted based on the corresponding design granularity, respectively, when the gain of the integrator of K and each order is increased AndThe detection thresholds acq _ th and track _ th based on both statistics increase as well, and as K, and the integrator gains of the respective stages decrease,AndThe detection thresholds acq_th and track_th based on the statistical characteristics of both are also reduced;
d. The state machine comprises a waiting state, wherein when the parameters of the CDR change, the state machine enters the waiting state, and unstable results caused by transient response are ignored.
6. An adaptive method for clock and data recovery circuits according to any one of claims 1-5 and comprising:
The sampler is used for receiving the data sent by the sending device;
A phase detector connected to the sampler for determining a phase deviation and a frequency deviation between the transmit clock and the receive clock and outputting a phase error signal ;
The loop filter is connected with the phase discriminator and is used for adjusting the built-in gain and the output range of the loop filter in real time according to the working state of the CDR;
and the voltage-controlled oscillator is connected with the loop filter and the sampler.
7. The apparatus for adapting a clock and data recovery circuit according to claim 6, wherein said loop filter comprises:
The gain device is connected with the phase detector and is used for adjusting the intensity of an output signal of the phase detector and adjusting the gain of the amplifier to match the state of the clock and data recovery circuit;
the delayer is connected with the gain device and is used for adjusting the response time of the gain device;
The statistical characteristic analysis module is connected with the delayer and is used for calculating the statistical characteristic of loop filtering output in real time and judging the working state of the CDR;
The CDR state machine is connected with the statistical characteristic analysis module and the gain device and is used for adjusting parameters and output range of loop filtering according to the statistical characteristic of the loop filtering output and based on the principle of threshold detection;
And the limiter is connected with the delayer and the CDR state machine and is used for dynamic range control, peak protection and noise elimination.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202411900973.0A CN119341520B (en) | 2024-12-23 | 2024-12-23 | A clock and data recovery circuit adaptive method and device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202411900973.0A CN119341520B (en) | 2024-12-23 | 2024-12-23 | A clock and data recovery circuit adaptive method and device |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN119341520A CN119341520A (en) | 2025-01-21 |
| CN119341520B true CN119341520B (en) | 2025-04-15 |
Family
ID=94276190
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202411900973.0A Active CN119341520B (en) | 2024-12-23 | 2024-12-23 | A clock and data recovery circuit adaptive method and device |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN119341520B (en) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN120508325B (en) * | 2025-07-21 | 2025-10-03 | 上海芯炽集成电路技术有限公司 | Method for starting crystal oscillator-free high-speed transceiver system |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN108322214A (en) * | 2018-01-15 | 2018-07-24 | 北京时代民芯科技有限公司 | A kind of clock and data recovery circuit of no reference clock input |
| CN110995257A (en) * | 2019-12-28 | 2020-04-10 | 苏州芯动科技有限公司 | Loop filter circuit |
Family Cites Families (13)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5471508A (en) * | 1993-08-20 | 1995-11-28 | Hitachi America, Ltd. | Carrier recovery system using acquisition and tracking modes and automatic carrier-to-noise estimation |
| US7135905B2 (en) * | 2004-10-12 | 2006-11-14 | Broadcom Corporation | High speed clock and data recovery system |
| US8194792B2 (en) * | 2005-01-05 | 2012-06-05 | Agere Systems Inc. | Look-ahead digital loop filter for clock and data recovery |
| KR101109198B1 (en) * | 2009-01-22 | 2012-01-30 | 서울대학교산학협력단 | All-digital clock data recovery device and transceiver implemented thereof |
| CN102281043B (en) * | 2011-03-30 | 2013-11-20 | 无锡晨星网联科技有限公司 | Clock data recovery system realized by digital circuit |
| US9036764B1 (en) * | 2012-12-07 | 2015-05-19 | Rambus Inc. | Clock recovery circuit |
| CN105703767B (en) * | 2016-01-13 | 2018-10-12 | 中国科学技术大学先进技术研究院 | A kind of single loop clock data recovery circuit of high energy efficiency low jitter |
| CN108282162B (en) * | 2017-01-06 | 2021-08-31 | 联咏科技股份有限公司 | Clock and Data Recovery Circuits with Improved Jitter Tolerance |
| CN108055036B (en) * | 2017-10-31 | 2020-12-29 | 北京集创北方科技股份有限公司 | Loop bandwidth adjusting method and device of clock data recovery circuit |
| CN109194460B (en) * | 2018-10-26 | 2021-06-18 | 光梓信息科技（上海）有限公司 | Clock data recovery circuit, adaptive adjustment module and method |
| CN111147415B (en) * | 2019-12-23 | 2022-05-31 | 东方红卫星移动通信有限公司 | Phase tracking method of low-orbit satellite MAPSK communication system |
| CN117792487A (en) * | 2023-12-29 | 2024-03-29 | 中国人民解放军国防科技大学 | Retiming circuits, receivers and computers for high-performance computer optical interconnects |
| CN118199621A (en) * | 2024-03-11 | 2024-06-14 | 上海安路信息科技股份有限公司 | Clock data recovery circuit and clock data recovery method based on phase-locked loop |
-
2024
- 2024-12-23 CN CN202411900973.0A patent/CN119341520B/en active Active
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN108322214A (en) * | 2018-01-15 | 2018-07-24 | 北京时代民芯科技有限公司 | A kind of clock and data recovery circuit of no reference clock input |
| CN110995257A (en) * | 2019-12-28 | 2020-04-10 | 苏州芯动科技有限公司 | Loop filter circuit |
Also Published As
| Publication number | Publication date |
|---|---|
| CN119341520A (en) | 2025-01-21 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN119341520B (en) | A clock and data recovery circuit adaptive method and device | |
| US7688887B2 (en) | Precision adaptive equalizer | |
| AU2001286987B2 (en) | Digital-data receiver synchronization method and apparatus | |
| US6684033B1 (en) | Bit rate detection circuit and algorithm for optical networks | |
| US5566214A (en) | Automatic noise normalization and reacquisition control for a QPSK demodulator symbol tracking loop | |
| US11139949B2 (en) | Equalizer adaptation based on eye monitor measurements | |
| US5454015A (en) | Adaptive timing recovery with gain adjustment | |
| WO2022105468A1 (en) | Method for correcting analog equalizer, and control chip, receiver and storage medium | |
| US8369470B2 (en) | Methods and apparatus for adapting one or more equalization parameters by reducing group delay spread | |
| KR100351144B1 (en) | Timing recovery apparatus and method for digital television | |
| CN108055036B (en) | Loop bandwidth adjusting method and device of clock data recovery circuit | |
| US20110228839A1 (en) | Digital adaptive channel equalizer | |
| US20150263848A1 (en) | Cdr relock with corrective integral register seeding | |
| CN118199621A (en) | Clock data recovery circuit and clock data recovery method based on phase-locked loop | |
| US7711010B2 (en) | Phase-locked loop for maintaining system synchronization through packet dropout | |
| WO2005121820A1 (en) | Method and apparatus to reduce jitter by adjusting vertical offset | |
| US20030169835A1 (en) | Error correction method and apparatus for data transmission system | |
| US8180228B1 (en) | Programmable phase detector for sequence equalizer for optical channels | |
| CN100555931C (en) | The device of conditioning signal sampled point, system and method | |
| US5521939A (en) | Timing reproduction device | |
| EP1532763B1 (en) | Transition error based jitter estimation | |
| CN119299268B (en) | Adaptive analog equalization device, system and algorithm | |
| US12445136B2 (en) | Loop filter, timing recovery method and apparatus | |
| US10855242B1 (en) | Adaptive equalizer for high speed serial data and related control method | |
| JPS6166433A (en) | clock synchronization circuit |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |