CN102916802B - Fractional-order automatic switching chaotic system method for four Lorenz type systems and analog circuit - Google Patents
Fractional-order automatic switching chaotic system method for four Lorenz type systems and analog circuit Download PDFInfo
- Publication number
- CN102916802B CN102916802B CN201210367623.3A CN201210367623A CN102916802B CN 102916802 B CN102916802 B CN 102916802B CN 201210367623 A CN201210367623 A CN 201210367623A CN 102916802 B CN102916802 B CN 102916802B
- Authority
- CN
- China
- Prior art keywords
- pin
- connects
- resistance
- connect
- operational amplifier
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09C—CIPHERING OR DECIPHERING APPARATUS FOR CRYPTOGRAPHIC OR OTHER PURPOSES INVOLVING THE NEED FOR SECRECY
- G09C1/00—Apparatus or methods whereby a given sequence of signs, e.g. an intelligible text, is transformed into an unintelligible sequence of signs by transposing the signs or groups of signs or by replacing them by others according to a predetermined system
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L9/00—Cryptographic mechanisms or cryptographic arrangements for secret or secure communications; Network security protocols
- H04L9/001—Cryptographic mechanisms or cryptographic arrangements for secret or secure communications; Network security protocols using chaotic signals
Landscapes
- Engineering & Computer Science (AREA)
- Computer Security & Cryptography (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Amplifiers (AREA)
- Measurement And Recording Of Electrical Phenomena And Electrical Characteristics Of The Living Body (AREA)
Abstract
本发明公开了一种基于Lorenz型系统的分数阶四个系统自动切换混沌系统的方法及模拟电路,由运算放大器U1、运算放大器U2、运算放大器U3、运算放大器U5、运算放大器U8与乘法器U4、乘法器U9、乘法器U10及电压比较器U7和模拟开关U6组成,本发明利用模拟电路实现了四个Lorenz型子系统自动切换的分数阶混沌系统,比2个或3个子混沌系统组成的自动切换的混沌系统和不切换的分数阶混沌系统更复杂,随机性更强,可以成为保密通信的信号源一种新的选择,在保密通信中具有更好的应用前景。
The invention discloses a method and an analog circuit for automatically switching chaotic systems based on the fractional order four systems of the Lorenz type system. , multiplier U9, multiplier U10, voltage comparator U7, and analog switch U6. The present invention utilizes analog circuits to realize a fractional-order chaotic system that automatically switches four Lorenz-type subsystems, compared to a system composed of two or three sub-chaotic systems. Automatic switching chaotic systems and non-switching fractional chaotic systems are more complex and more random, and can become a new choice of signal source for secure communication, and have better application prospects in secure communication.
Description
技术领域technical field
本发明涉及基于Lorenz型系统的分数阶四个系统自动切换混沌系统的方法,具体地讲,涉及基于Lorenz型系统的分数阶四个系统自动切换混沌系统的方法及模拟电路。The invention relates to a method for automatically switching chaotic systems based on a Lorenz-type system of four systems of fractional order, in particular to a method and an analog circuit for automatically switching chaotic systems of four systems of fractional order based on a Lorenz-type system.
背景技术Background technique
目前,己有多种方法用模拟电路实现整数阶和分数阶混沌系统及电路,但用模拟电路实现自动切换的混沌电路的方法比较少,且己公开的自动切换混沌系统及电路是整数阶2个子混沌系统切换,还没有多个子混沌系统自动切换的方法及电路的公开,本发明提供了一种Lorenz型分数阶四个系统自动切换的混沌系统的方法及模拟电路,丰富了自动切换混沌系统的数量和类型,提高了混沌系统的随机性,在保密通信中有很好的应用前景。At present, there are many ways to use analog circuits to realize integer-order and fractional-order chaotic systems and circuits, but there are relatively few methods for using analog circuits to realize automatic switching chaotic circuits, and the disclosed automatic switching chaotic systems and circuits are integer order 2 There is no disclosure of a method and circuit for automatic switching of multiple sub-chaotic systems. The present invention provides a method and an analog circuit for automatically switching chaotic systems of four Lorenz-type fractional systems, which enriches the automatic switching of chaotic systems. The number and type of , improve the randomness of the chaotic system, and have a good application prospect in secure communication.
发明内容Contents of the invention
本发明要解决的技术问题是提供基于Lorenz型系统的分数阶四个系统自动切换混沌系统的方法及模拟电路。The technical problem to be solved by the present invention is to provide a method and an analog circuit for automatically switching chaotic systems of four systems of fractional order based on the Lorenz type system.
本发明采用如下技术手段实现发明目的:The present invention adopts following technical means to realize the object of the invention:
1、基于Lorenz型系统的分数阶四个系统自动切换混沌系统的方法,其特征是在于,包括以下步骤:1. The method for automatically switching the chaotic system based on the fractional order four systems of the Lorenz type system is characterized in that, comprising the following steps:
(1)根据Lorenz型混沌系统I为:(1) According to the Lorenz type chaotic system I is:
(2)根据Lorenz型混沌系统II为:(2) According to the Lorenz type chaotic system II:
(3)根据混沌系统构造符号函数III和IV为:(3) According to the chaotic system, the symbolic functions III and IV are constructed as:
(4)根据Lorenz型混沌系统V为:(4) According to the Lorenz type chaotic system V is:
(5)根据Lorenz型混沌系统VI为:(5) According to Lorenz type chaotic system VI is:
(6)根据混沌系统构造选择函数VII为:(6) According to the construction of the chaotic system, the selection function VII is:
(7)根据系统I,II,V,VI和选择函数VII构造一个Lorenz型四个系统自动切换混沌系统IX(7) According to system I, II, V, VI and selection function VII, construct a Lorenz-type four-system automatic switching chaotic system IX
(8)根据系统IX构造一个Lorenz型分数阶四个系统自动切换混沌系统X(8) Construct a Lorenz-type fractional-order four-system automatic switching chaotic system X according to system IX
(9)按照混沌系统X构造模拟电路系统,利用电压比较器U7获得两个模拟的高低电平,x>=0或x<0及y>=0或y<0,作为模拟开关U6的控制输入,根据x>=0、y>=0,x>=0、y<0,x<0、y>=0和x<0、y<0四种不同情况,实现f(xy)的不同输出,从而实现四个系统自动切换的混沌系统IX,再通过分数阶积分实现混沌系统X,运算放大器U1、运算放大器U2、运算放大器U3、运算放大器U5、运算放大器U8采用LF347,乘法器U4、乘法器U9、乘法器U10采用AD633JN,模拟开关U6采用ADG409,电压比较器U7采用LM139;(9) Construct analog circuit system according to chaotic system X, utilize voltage comparator U7 to obtain two analog high and low levels, x>=0 or x<0 and y>=0 or y<0, as the control of analog switch U6 Input, according to four different situations of x>=0, y>=0, x>=0, y<0, x<0, y>=0 and x<0, y<0, realize the difference of f(xy) Output, so as to realize the chaotic system IX of automatic switching of four systems, and then realize the chaotic system X through fractional order integration, operational amplifier U1, operational amplifier U2, operational amplifier U3, operational amplifier U5, operational amplifier U8 adopt LF347, multiplier U4, The multiplier U9 and multiplier U10 use AD633JN, the analog switch U6 uses ADG409, and the voltage comparator U7 uses LM139;
所述运算放大器U1的第1引脚通过电阻Rx与第2引脚相接,通过电阻R1与第6引脚相接,第3引脚、第5引脚、第10引脚、第12引脚接地,第4引脚接VCC,第11引脚接VEE,第6引脚先接电阻Rc11与电容C11的并联,再接电阻Rc12与电容C12的并联,又接电阻Rc13与电容C13的并联后接第7引脚,第7引脚通过电阻R13接第13引脚,通过电位器R22接U2的第2引脚,接U4的第1引脚,通过电阻Ra1接U5的第2引脚,接U7的第5引脚,接U8的第2引脚,接U9的第1引脚,第8引脚通过电阻R25接第9引脚,第13引脚通过电阻R14接第14引脚,第14引脚通过电位器R11接第2引脚;The first pin of the operational amplifier U1 is connected to the second pin through the resistor Rx, connected to the sixth pin through the resistor R1, the third pin, the fifth pin, the tenth pin, and the twelfth pin The pin is grounded, the 4th pin is connected to VCC, the 11th pin is connected to VEE, the 6th pin is first connected to the parallel connection of the resistor Rc11 and the capacitor C11, then connected to the parallel connection of the resistor Rc12 and the capacitor C12, and then connected to the parallel connection of the resistor Rc13 and the capacitor C13 Then connect to the 7th pin, the 7th pin is connected to the 13th pin through the resistor R13, the 2nd pin of U2 is connected to the potentiometer R22, the 1st pin of U4 is connected, and the 2nd pin of U5 is connected to the resistor Ra1 , connected to the 5th pin of U7, connected to the 2nd pin of U8, connected to the 1st pin of U9, the 8th pin is connected to the 9th pin through the resistor R25, and the 13th pin is connected to the 14th pin through the resistor R14 , the 14th pin is connected to the 2nd pin through the potentiometer R11;
所述运算放大器U2的第1引脚通过电阻Ry与第2引脚相接,通过电阻R2与第6引脚相接,第3引脚、第5引脚、第10引脚、第12引脚接地,第4引脚接VCC,第11引脚接VEE,第6引脚先接电阻Rc21与电容C21的并联,再接Rc22与电容C22的并联,又接Rc23与电容C23的并联后接第7引脚,第7引脚通过电位器R23与第2引脚相连,通过电阻R24接U1的第9引脚,通过电位器R12接U1的第2引脚,通过Ra6接U5的第13引脚,接U7的第11引脚,接U8的第13引脚,接U10的第1引脚,第8引脚通过电阻R33接第13引脚,先接Rc31与电容C31的并联,再接Rc32与电容C32的并联,又接电阻Rc33与电容C33的并联后接第9引脚,第13引脚通过电阻R34接第14引脚,第14引脚通过电位器R32接U3的第2引脚,接U4的第3引脚;The first pin of the operational amplifier U2 is connected to the second pin through the resistor Ry, connected to the sixth pin through the resistor R2, the third pin, the fifth pin, the tenth pin, and the twelfth pin The pin is grounded, the 4th pin is connected to VCC, the 11th pin is connected to VEE, the 6th pin is first connected to the parallel connection of resistor Rc21 and capacitor C21, then connected to the parallel connection of Rc22 and capacitor C22, and then connected to the parallel connection of Rc23 and capacitor C23 The 7th pin, the 7th pin is connected to the 2nd pin through the potentiometer R23, the 9th pin of U1 is connected through the resistor R24, the 2nd pin of U1 is connected through the potentiometer R12, and the 13th pin of U5 is connected through Ra6 Pin, connected to the 11th pin of U7, connected to the 13th pin of U8, connected to the 1st pin of U10, the 8th pin connected to the 13th pin through the resistor R33, first connected to the parallel connection of Rc31 and capacitor C31, and then Connect the parallel connection of Rc32 and capacitor C32, and connect the parallel connection of resistor Rc33 and capacitor C33 to the 9th pin, the 13th pin is connected to the 14th pin through the resistor R34, and the 14th pin is connected to the 2nd pin of U3 through the potentiometer R32 Pin, connected to the third pin of U4;
所述运算放大器U3第1引脚通过电阻Rz与第2引脚相接,通过电阻R3与U2的第9引脚相接,U3第2引脚通过R32接U2的14引脚,第3引脚接地,第4引脚接VCC,第5引脚、第6引脚、第7引脚、第8引脚、第9引脚、第10引脚、第12引脚、第13引脚、第14引脚悬空,第11引脚接VEE;The first pin of the operational amplifier U3 is connected to the second pin through the resistor Rz, the ninth pin of U2 is connected through the resistor R3, the second pin of U3 is connected to the 14th pin of U2 through R32, and the third pin The pin is grounded, the 4th pin is connected to VCC, the 5th pin, the 6th pin, the 7th pin, the 8th pin, the 9th pin, the 10th pin, the 12th pin, the 13th pin, The 14th pin is suspended, and the 11th pin is connected to VEE;
所述乘法器U4的第1引脚接U1的第7引脚,第3引脚接U2的第14引脚,第2、4、6引脚均接地,第5引脚接VEE,第7引脚接通过电位器R21接U2的第2引脚,第8引脚接VCC;The first pin of the multiplier U4 is connected to the seventh pin of U1, the third pin is connected to the fourteenth pin of U2, the second, fourth, and sixth pins are all grounded, the fifth pin is connected to VEE, and the seventh pin is connected to VEE. The pin is connected to the second pin of U2 through the potentiometer R21, and the eighth pin is connected to VCC;
所述运算放大器U5的第1引脚通过二极管D3接第2引脚,第2引脚通过电阻Ra1接U1的第7引脚,通过电阻Ra2和二极管D4的串联接第1引脚,通过电阻Ra1和电阻Ra5的串联接第6引脚,通过电阻Ra2及Ra3的串联接第6引脚,第3引脚、第5引脚、第10引脚、第12引脚接地,第4引脚接正14V电源,第11引脚接负14V电源,第6引脚通过电阻Ra4接第7引脚,第7引脚接U6的第7引脚,第8引脚接U6的第5引脚,通过电阻Ra9接第9引脚,第9引脚通过电阻Ra8和二极管D6的串联接第14引脚,通过电阻Ra10和Ra6的串联接第13引脚,第13引脚通过电阻Ra7和二极管D6的串联接第14引脚,第14引脚通过二极管D5接第13引脚;The first pin of the operational amplifier U5 is connected to the second pin through the diode D3, the second pin is connected to the seventh pin of U1 through the resistor Ra1, the first pin is connected in series through the resistor Ra2 and the diode D4, and the resistor The series connection of Ra1 and resistor Ra5 is connected to the 6th pin, the series connection of the resistors Ra2 and Ra3 is connected to the 6th pin, the 3rd pin, the 5th pin, the 10th pin, the 12th pin are grounded, and the 4th pin Connect to the positive 14V power supply, connect the 11th pin to the negative 14V power supply, connect the 6th pin to the 7th pin through the resistor Ra4, connect the 7th pin to the 7th pin of U6, and connect the 8th pin to the 5th pin of U6 , connected to the 9th pin through the resistor Ra9, the 9th pin is connected to the 14th pin through the series connection of the resistor Ra8 and the diode D6, connected to the 13th pin through the series connection of the resistor Ra10 and Ra6, and the 13th pin is connected to the 13th pin through the resistor Ra7 and the diode The series of D6 is connected to the 14th pin, and the 14th pin is connected to the 13th pin through the diode D5;
所述模拟开关U6的第1引脚接U7的第2引脚,第2引脚、第14引脚接正14V电源,第3引脚接负14V电源,第4引脚接U10的第7引脚,第5引脚接U5的第8引脚,第6引脚接U9的第7引脚,第7引脚接U5的第7引脚,第8引脚通过电位器R31接U3的第2引脚,第9引脚,第10引脚,第11引脚,第12引脚,第13引脚悬空,第15引脚接地,第16引脚接U7的第13引脚;The first pin of the analog switch U6 is connected to the second pin of U7, the second pin and the fourteenth pin are connected to the positive 14V power supply, the third pin is connected to the negative 14V power supply, and the fourth pin is connected to the seventh pin of U10. pin, the 5th pin is connected to the 8th pin of U5, the 6th pin is connected to the 7th pin of U9, the 7th pin is connected to the 7th pin of U5, and the 8th pin is connected to the U3 through the potentiometer R31 The 2nd pin, the 9th pin, the 10th pin, the 11th pin, the 12th pin, the 13th pin is floating, the 15th pin is grounded, the 16th pin is connected to the 13th pin of U7;
所述电压比较器U7的第1引脚、第6引脚、第7引脚、第8引脚、第9引脚、第14引脚悬空,第3引脚接VCC,第4引脚、第10引脚、第12引脚接地,第2引脚通过电阻R01接正14V电源,通过二极管D1和电阻R02的串联接地,第13引脚通过电阻R03接正14V电源,通过二极管D2和电阻R04的串联接地;The 1st pin, the 6th pin, the 7th pin, the 8th pin, the 9th pin, and the 14th pin of the voltage comparator U7 are suspended, the 3rd pin is connected to VCC, the 4th pin, The 10th pin and the 12th pin are grounded, the 2nd pin is connected to the positive 14V power supply through the resistor R01, and grounded through the series connection of the diode D1 and the resistor R02, the 13th pin is connected to the positive 14V power supply through the resistor R03, through the diode D2 and the resistor R04 series grounding;
所述运算放大器U8的第1引脚通过电阻Rs1接第6引脚,第2引脚接U1的第7引脚,第3引脚、第5引脚、第10引脚、第12引脚接地,第4引脚接正14V电源,第11引脚接负14V电源,第6引脚通过电阻Rs2接第7引脚,第7引脚接U10的第3引脚,第8引脚接U9的第3引脚,通过RS4接第9引脚,第9引脚通过电阻Rs3接第14引脚,第13引脚接U2的第7引脚;The first pin of the operational amplifier U8 is connected to the sixth pin through the resistor Rs1, the second pin is connected to the seventh pin of U1, the third pin, the fifth pin, the tenth pin, and the twelfth pin Ground, the 4th pin is connected to the positive 14V power supply, the 11th pin is connected to the negative 14V power supply, the 6th pin is connected to the 7th pin through the resistor Rs2, the 7th pin is connected to the 3rd pin of U10, and the 8th pin is connected to The 3rd pin of U9 is connected to the 9th pin through RS4, the 9th pin is connected to the 14th pin through the resistor Rs3, and the 13th pin is connected to the 7th pin of U2;
所述乘法器U9的第1引脚接U1的第7引脚,第3引脚接U8的第8引脚,第2引脚、第4引脚、第6引脚接地,第5引脚接VEE,第7引脚接U6的第6引脚,第8引脚接VCC;The 1st pin of described multiplier U9 connects the 7th pin of U1, the 3rd pin connects the 8th pin of U8, the 2nd pin, the 4th pin, the 6th pin are grounded, the 5th pin Connect to VEE, connect the 7th pin to the 6th pin of U6, and connect the 8th pin to VCC;
所述乘法器U10的第1引脚接U2的第7引脚,第3引脚接U8的第7引脚,第2引脚、第4引脚、第6引脚接地,第5引脚接VEE,第7引脚接U6的第4引脚,第8引脚接VCC。The first pin of the multiplier U10 is connected to the seventh pin of U2, the third pin is connected to the seventh pin of U8, the second pin, the fourth pin, and the sixth pin are grounded, and the fifth pin Connect to VEE, connect the 7th pin to the 4th pin of U6, and connect the 8th pin to VCC.
2、基于Lorenz型系统的分数阶四个系统自动切换模拟电路,其特征是在于,由运算放大器U1、运算放大器U2、运算放大器U3、运算放大器U5、运算放大器U8与乘法器U4、乘法器U9、乘法器U10及电压比较器U7和模拟开关U6组成,所述运算放大器U1连接电压比较器U7、运算放大器U5、运算放大器U8、乘法器U4、运算放大器U2,所述运算放大器U2连接运算放大器U1、运算放大器U5、电压比较器U7、运算放大器U8,所述运算放大器U3连接运算放大器U2、乘法器U4,所述运算放大器U5连接模拟开关U6,所述电压比较器U7连接模拟开关U6,所述运算放大器U8连接运算放大器U5、乘法器U9、乘法器U10,所述乘法器U9连接模拟开关U6,所述乘法器U10连接模拟开关U6;2, based on the fractional order four systems of the Lorenz type system, the automatic switching analog circuit is characterized in that the operational amplifier U1, the operational amplifier U2, the operational amplifier U3, the operational amplifier U5, the operational amplifier U8 and the multiplier U4 and the multiplier U9 , multiplier U10, voltage comparator U7 and analog switch U6, the operational amplifier U1 is connected to the voltage comparator U7, operational amplifier U5, operational amplifier U8, multiplier U4, operational amplifier U2, and the operational amplifier U2 is connected to the operational amplifier U1, an operational amplifier U5, a voltage comparator U7, and an operational amplifier U8, the operational amplifier U3 is connected to the operational amplifier U2 and the multiplier U4, the operational amplifier U5 is connected to the analog switch U6, and the voltage comparator U7 is connected to the analog switch U6, The operational amplifier U8 is connected to the operational amplifier U5, the multiplier U9, and the multiplier U10, the multiplier U9 is connected to the analog switch U6, and the multiplier U10 is connected to the analog switch U6;
所述运算放大器U1的第1引脚通过电阻Rx与第2引脚相接,通过电阻R1与第6引脚相接,第3引脚、第5引脚、第10引脚、第12引脚接地,第4引脚接VCC,第11引脚接VEE,第6引脚先接电阻Rc11与电容C11的并联,再接电阻Rc12与电容C12的并联,又接电阻Rc13与电容C13的并联后接第7引脚,第7引脚通过电阻R13接第13引脚,通过电位器R22接U2的第2引脚,接U4的第1引脚,通过电阻Ra1接U5的第2引脚,接U7的第5引脚,接U8的第2引脚,接U9的第1引脚,第8引脚通过电阻R25接第9引脚,第13引脚通过电阻R14接第14引脚,第14引脚通过电位器R11接第2引脚;The first pin of the operational amplifier U1 is connected to the second pin through the resistor Rx, connected to the sixth pin through the resistor R1, the third pin, the fifth pin, the tenth pin, and the twelfth pin The pin is grounded, the 4th pin is connected to VCC, the 11th pin is connected to VEE, the 6th pin is first connected to the parallel connection of the resistor Rc11 and the capacitor C11, then connected to the parallel connection of the resistor Rc12 and the capacitor C12, and then connected to the parallel connection of the resistor Rc13 and the capacitor C13 Then connect to the 7th pin, the 7th pin is connected to the 13th pin through the resistor R13, the 2nd pin of U2 is connected to the potentiometer R22, the 1st pin of U4 is connected, and the 2nd pin of U5 is connected to the resistor Ra1 , connected to the 5th pin of U7, connected to the 2nd pin of U8, connected to the 1st pin of U9, the 8th pin is connected to the 9th pin through the resistor R25, and the 13th pin is connected to the 14th pin through the resistor R14 , the 14th pin is connected to the 2nd pin through the potentiometer R11;
所述运算放大器U2的第1引脚通过电阻Ry与第2引脚相接,通过电阻R2与第6引脚相接,第3引脚、第5引脚、第10引脚、第12引脚接地,第4引脚接VCC,第11引脚接VEE,第6引脚先接电阻Rc21与电容C21的并联,再接Rc22与电容C22的并联,又接Rc23与电容C23的并联后接第7引脚,第7引脚通过电位器R23与第2引脚相连,通过电阻R24接U1的第9引脚,通过电位器R12接U1的第2引脚,通过Ra6接U5的第13引脚,接U7的第11引脚,接U8的第13引脚,接U10的第1引脚,第8引脚通过电阻R33接第13引脚,先接Rc31与电容C31的并联,再接Rc32与电容C32的并联,又接电阻Rc33与电容C33的并联后接第9引脚,第13引脚通过电阻R34接第14引脚,第14引脚通过电位器R32接U3的第2引脚,接U4的第3引脚;The first pin of the operational amplifier U2 is connected to the second pin through the resistor Ry, connected to the sixth pin through the resistor R2, the third pin, the fifth pin, the tenth pin, and the twelfth pin The pin is grounded, the 4th pin is connected to VCC, the 11th pin is connected to VEE, the 6th pin is first connected to the parallel connection of resistor Rc21 and capacitor C21, then connected to the parallel connection of Rc22 and capacitor C22, and then connected to the parallel connection of Rc23 and capacitor C23 The 7th pin, the 7th pin is connected to the 2nd pin through the potentiometer R23, the 9th pin of U1 is connected through the resistor R24, the 2nd pin of U1 is connected through the potentiometer R12, and the 13th pin of U5 is connected through Ra6 Pin, connected to the 11th pin of U7, connected to the 13th pin of U8, connected to the 1st pin of U10, the 8th pin connected to the 13th pin through the resistor R33, first connected to the parallel connection of Rc31 and capacitor C31, and then Connect the parallel connection of Rc32 and capacitor C32, and connect the parallel connection of resistor Rc33 and capacitor C33 to the 9th pin, the 13th pin is connected to the 14th pin through the resistor R34, and the 14th pin is connected to the 2nd pin of U3 through the potentiometer R32 Pin, connected to the third pin of U4;
所述运算放大器U3第1引脚通过电阻Rz与第2引脚相接,通过电阻R3与U2的第9引脚相接,U3第2引脚通过R32接U2的14引脚,第3引脚接地,第4引脚接VCC,第5引脚、第6引脚、第7引脚、第8引脚、第9引脚、第10引脚、第12引脚、第13引脚、第14引脚悬空,第11引脚接VEE;The first pin of the operational amplifier U3 is connected to the second pin through the resistor Rz, the ninth pin of U2 is connected through the resistor R3, the second pin of U3 is connected to the 14th pin of U2 through R32, and the third pin The pin is grounded, the 4th pin is connected to VCC, the 5th pin, the 6th pin, the 7th pin, the 8th pin, the 9th pin, the 10th pin, the 12th pin, the 13th pin, The 14th pin is suspended, and the 11th pin is connected to VEE;
所述乘法器U4的第1引脚接U1的第7引脚,第3引脚接U2的第14引脚,第2、4、6引脚均接地,第5引脚接VEE,第7引脚接通过电位器R21接U2的第2引脚,第8引脚接VCC;The first pin of the multiplier U4 is connected to the seventh pin of U1, the third pin is connected to the fourteenth pin of U2, the second, fourth, and sixth pins are all grounded, the fifth pin is connected to VEE, and the seventh pin is connected to VEE. The pin is connected to the second pin of U2 through the potentiometer R21, and the eighth pin is connected to VCC;
所述运算放大器U5的第1引脚通过二极管D3接第2引脚,第2引脚通过电阻Ra1接U1的第7引脚,通过电阻Ra2和二极管D4的串联接第1引脚,通过电阻Ra1和电阻Ra5的串联接第6引脚,通过电阻Ra2及Ra3的串联接第6引脚,第3引脚、第5引脚、第10引脚、第12引脚接地,第4引脚接正14V电源,第11引脚接负14V电源,第6引脚通过电阻Ra4接第7引脚,第7引脚接U6的第7引脚,第8引脚接U6的第5引脚,通过电阻Ra9接第9引脚,第9引脚通过电阻Ra8和二极管D6的串联接第14引脚,通过电阻Ra10和Ra6的串联接第13引脚通过电阻Ra7和二极管D6的串联接第14引脚,第14引脚通过二极管D5接第13引脚;The first pin of the operational amplifier U5 is connected to the second pin through the diode D3, the second pin is connected to the seventh pin of U1 through the resistor Ra1, the first pin is connected in series through the resistor Ra2 and the diode D4, and the resistor The series connection of Ra1 and resistor Ra5 is connected to the 6th pin, the series connection of the resistors Ra2 and Ra3 is connected to the 6th pin, the 3rd pin, the 5th pin, the 10th pin, the 12th pin are grounded, and the 4th pin Connect to the positive 14V power supply, connect the 11th pin to the negative 14V power supply, connect the 6th pin to the 7th pin through the resistor Ra4, connect the 7th pin to the 7th pin of U6, and connect the 8th pin to the 5th pin of U6 , connect to the 9th pin through the resistor Ra9, connect the 9th pin to the 14th pin through the series connection of the resistor Ra8 and the diode D6, connect the 13th pin through the series connection of the resistor Ra10 and Ra6, connect the 13th pin through the series connection of the resistor Ra7 and the diode D6 14 pins, the 14th pin is connected to the 13th pin through the diode D5;
所述模拟开关U6的第1引脚接U7的第2引脚,第2引脚、第14引脚接正14V电源,第3引脚接负14V电源,第4引脚接U10的第7引脚,第5引脚接U5的第8引脚,第6引脚接U9的第7引脚,第7引脚接U5的第7引脚,第8引脚通过电位器R31接U3的第2引脚,第9引脚,第10引脚,第11引脚,第12引脚,第13引脚悬空,第15引脚接地,第16引脚接U7的第13引脚;The first pin of the analog switch U6 is connected to the second pin of U7, the second pin and the fourteenth pin are connected to the positive 14V power supply, the third pin is connected to the negative 14V power supply, and the fourth pin is connected to the seventh pin of U10. pin, the 5th pin is connected to the 8th pin of U5, the 6th pin is connected to the 7th pin of U9, the 7th pin is connected to the 7th pin of U5, and the 8th pin is connected to the U3 through the potentiometer R31 The 2nd pin, the 9th pin, the 10th pin, the 11th pin, the 12th pin, the 13th pin is floating, the 15th pin is grounded, the 16th pin is connected to the 13th pin of U7;
所述电压比较器U7的第1引脚、第6引脚、第7引脚、第8引脚、第9引脚、第14引脚悬空,第3引脚接VCC,第4引脚、第10引脚、第12引脚接地;第2引脚通过电阻R01接正14V电源,通过二极管D1和电阻R02的串联接地,第13引脚通过电阻R03接正14V电源,通过二极管D2和电阻R04的串联接地;The 1st pin, the 6th pin, the 7th pin, the 8th pin, the 9th pin, and the 14th pin of the voltage comparator U7 are suspended, the 3rd pin is connected to VCC, the 4th pin, The 10th pin and the 12th pin are grounded; the 2nd pin is connected to the positive 14V power supply through the resistor R01, and grounded through the series connection of the diode D1 and the resistor R02; the 13th pin is connected to the positive 14V power supply through the resistor R03, and the diode D2 and the resistor R04 series grounding;
所述运算放大器U8的第1引脚通过电阻Rs1接第6引脚,第2引脚接U1的第7引脚,第3引脚、第5引脚、第10引脚、第12引脚接地,第4引脚接正14V电源,第11引脚接负14V电源,第6引脚通过电阻Rs2接第7引脚,第7引脚接U10的第3引脚,第8引脚接U9的第3引脚,通过RS4接第9引脚,第9引脚通过电阻Rs3接第14引脚,第13引脚接U2的第7引脚;The first pin of the operational amplifier U8 is connected to the sixth pin through the resistor Rs1, the second pin is connected to the seventh pin of U1, the third pin, the fifth pin, the tenth pin, and the twelfth pin Ground, the 4th pin is connected to the positive 14V power supply, the 11th pin is connected to the negative 14V power supply, the 6th pin is connected to the 7th pin through the resistor Rs2, the 7th pin is connected to the 3rd pin of U10, and the 8th pin is connected to The 3rd pin of U9 is connected to the 9th pin through RS4, the 9th pin is connected to the 14th pin through the resistor Rs3, and the 13th pin is connected to the 7th pin of U2;
所述乘法器U9的第1引脚接U1的第7引脚,第3引脚接U8的第8引脚,第2引脚、第4引脚、第6引脚接地,第5引脚接VEE,第7引脚接U6的第6引脚,第8引脚接VCC;The 1st pin of described multiplier U9 connects the 7th pin of U1, the 3rd pin connects the 8th pin of U8, the 2nd pin, the 4th pin, the 6th pin are grounded, the 5th pin Connect to VEE, connect the 7th pin to the 6th pin of U6, and connect the 8th pin to VCC;
所述乘法器U10的第1引脚接U2的第7引脚,第3引脚接U8的第7引脚,第2引脚、第4引脚、第6引脚接地,第5引脚接VEE,第7引脚接U6的第4引脚,第8引脚接VCC。The first pin of the multiplier U10 is connected to the seventh pin of U2, the third pin is connected to the seventh pin of U8, the second pin, the fourth pin, and the sixth pin are grounded, and the fifth pin Connect to VEE, connect the 7th pin to the 4th pin of U6, and connect the 8th pin to VCC.
附图说明Description of drawings
图1为本发明优选实施例的电路连接结构示意图。FIG. 1 is a schematic diagram of a circuit connection structure of a preferred embodiment of the present invention.
图2为运算放大器U1外围电路结构示意图。FIG. 2 is a schematic diagram of the peripheral circuit structure of the operational amplifier U1.
图3为运算放大器U2和乘法器U4外围电路结构示意图。FIG. 3 is a schematic structural diagram of the peripheral circuit of the operational amplifier U2 and the multiplier U4.
图4为运算放大器U5外围电路结构示意图。FIG. 4 is a schematic diagram of the peripheral circuit structure of the operational amplifier U5.
图5为运算放大器U8、乘法器U9和乘法器U10外围电路结构示意图。FIG. 5 is a schematic structural diagram of the peripheral circuits of the operational amplifier U8, the multiplier U9 and the multiplier U10.
图6为运算放大器U3、电压比较器U7和模拟开关U6的外围电路结构示意图。FIG. 6 is a schematic diagram of the peripheral circuit structure of the operational amplifier U3, the voltage comparator U7 and the analog switch U6.
具体实施方式Detailed ways
下面结合附图和优选实施例对本发明作更进一步的详细描述。The present invention will be further described in detail below in conjunction with the accompanying drawings and preferred embodiments.
参见图1-图6,首先构造Lorenz型分数阶四个系统自动切换混沌系统,本优选实施例选择的系统Referring to Fig. 1-Fig. 6, at first construct Lorenz type fractional order four systems automatic switching chaotic system, the system selected in this preferred embodiment
(1)根据Lorenz型混沌系统I为:(1) According to the Lorenz type chaotic system I is:
(2)根据Lorenz型混沌系统II为:(2) According to the Lorenz type chaotic system II:
(3)根据混沌系统构造符号函数III和IV为:(3) According to the chaotic system, the symbolic functions III and IV are constructed as:
(4)根据Lorenz型混沌系统V为:(4) According to the Lorenz type chaotic system V is:
(5)根据Lorenz型混沌系统VI为:(5) According to Lorenz type chaotic system VI is:
(6)根据混沌系统构造选择函数VII为:(6) According to the construction of the chaotic system, the selection function VII is:
(7)根据系统I,II,V,VI和选择函数VII构造一个Lorenz型四个系统自动切换混沌系统IX(7) According to system I, II, V, VI and selection function VII, construct a Lorenz-type four-system automatic switching chaotic system IX
(8)根据系统IX构造一个Lorenz型分数阶四个系统自动切换混沌系统X(8) Construct a Lorenz-type fractional-order four-system automatic switching chaotic system X according to system IX
(9)按照混沌系统X构造模拟电路系统,利用电压比较器U7获得两个模拟的高低电平,x>=0或x<0及y>=0或y<0,作为模拟开关U6的控制输入,根据x>=0、y>=0,x>=0、y<0,x<0、y>=0和x<0、y<0四种不同情况,实现f(xy)的不同输出,从而实现四个系统自动切换的混沌系统IX,再通过分数阶积分实现混沌系统X,运算放大器U1、运算放大器U2、运算放大器U3、运算放大器U5、运算放大器U8采用LF347,乘法器U4、乘法器U9、乘法器U10采用AD633JN,模拟开关U6采用ADG409,电压比较器U7采用LM139;(9) Construct analog circuit system according to chaotic system X, utilize voltage comparator U7 to obtain two analog high and low levels, x>=0 or x<0 and y>=0 or y<0, as the control of analog switch U6 Input, according to four different situations of x>=0, y>=0, x>=0, y<0, x<0, y>=0 and x<0, y<0, realize the difference of f(xy) Output, so as to realize the chaotic system IX of automatic switching of four systems, and then realize the chaotic system X through fractional order integration, operational amplifier U1, operational amplifier U2, operational amplifier U3, operational amplifier U5, operational amplifier U8 adopt LF347, multiplier U4, The multiplier U9 and multiplier U10 use AD633JN, the analog switch U6 uses ADG409, and the voltage comparator U7 uses LM139;
所述运算放大器U1的第1引脚通过电阻Rx与第2引脚相接,通过电阻R1与第6引脚相接,第3引脚、第5引脚、第10引脚、第12引脚接地,第4引脚接VCC,第11引脚接VEE,第6引脚先接电阻Rc11与电容C11的并联,再接电阻Rc12与电容C12的并联,又接电阻Rc13与电容C13的并联后接第7引脚,第7引脚通过电阻R13接第13引脚,通过电位器R22接U2的第2引脚,接U4的第1引脚,通过电阻Ra1接U5的第2引脚,接U7的第5引脚,接U8的第2引脚,接U9的第1引脚,第8引脚通过电阻R25接第9引脚,第13引脚通过电阻R14接第14引脚,第14引脚通过电位器R11接第2引脚;The first pin of the operational amplifier U1 is connected to the second pin through the resistor Rx, connected to the sixth pin through the resistor R1, the third pin, the fifth pin, the tenth pin, and the twelfth pin The pin is grounded, the 4th pin is connected to VCC, the 11th pin is connected to VEE, the 6th pin is first connected to the parallel connection of the resistor Rc11 and the capacitor C11, then connected to the parallel connection of the resistor Rc12 and the capacitor C12, and then connected to the parallel connection of the resistor Rc13 and the capacitor C13 Then connect to the 7th pin, the 7th pin is connected to the 13th pin through the resistor R13, the 2nd pin of U2 is connected to the potentiometer R22, the 1st pin of U4 is connected, and the 2nd pin of U5 is connected to the resistor Ra1 , connected to the 5th pin of U7, connected to the 2nd pin of U8, connected to the 1st pin of U9, the 8th pin is connected to the 9th pin through the resistor R25, and the 13th pin is connected to the 14th pin through the resistor R14 , the 14th pin is connected to the 2nd pin through the potentiometer R11;
所述运算放大器U2的第1引脚通过电阻Ry与第2引脚相接,通过电阻R2与第6引脚相接,第3引脚、第5引脚、第10引脚、第12引脚接地,第4引脚接VCC,第11引脚接VEE,第6引脚先接电阻Rc21与电容C21的并联,再接Rc22与电容C22的并联,又接Rc23与电容C23的并联后接第7引脚,第7引脚通过电位器R23与第2引脚相连,通过电阻R24接U1的第9引脚,通过电位器R12接U1的第2引脚,通过Ra6接U5的第13引脚,接U7的第11引脚,接U8的第13引脚,接U10的第1引脚,第8引脚通过电阻R33接第13引脚,先接Rc31与电容C31的并联,再接Rc32与电容C32的并联,又接电阻Rc33与电容C33的并联后接第9引脚,第13引脚通过电阻R34接第14引脚,第14引脚通过电位器R32接U3的第2引脚,接U4的第3引脚;The first pin of the operational amplifier U2 is connected to the second pin through the resistor Ry, connected to the sixth pin through the resistor R2, the third pin, the fifth pin, the tenth pin, and the twelfth pin The pin is grounded, the 4th pin is connected to VCC, the 11th pin is connected to VEE, the 6th pin is first connected to the parallel connection of resistor Rc21 and capacitor C21, then connected to the parallel connection of Rc22 and capacitor C22, and then connected to the parallel connection of Rc23 and capacitor C23 The 7th pin, the 7th pin is connected to the 2nd pin through the potentiometer R23, the 9th pin of U1 is connected through the resistor R24, the 2nd pin of U1 is connected through the potentiometer R12, and the 13th pin of U5 is connected through Ra6 Pin, connected to the 11th pin of U7, connected to the 13th pin of U8, connected to the 1st pin of U10, the 8th pin connected to the 13th pin through the resistor R33, first connected to the parallel connection of Rc31 and capacitor C31, and then Connect the parallel connection of Rc32 and capacitor C32, and connect the parallel connection of resistor Rc33 and capacitor C33 to the 9th pin, the 13th pin is connected to the 14th pin through the resistor R34, and the 14th pin is connected to the 2nd pin of U3 through the potentiometer R32 Pin, connected to the third pin of U4;
所述运算放大器U3第1引脚通过电阻Rz与第2引脚相接,通过电阻R3与U2的第9引脚相接,U3第2引脚通过R32接U2的14引脚,第3引脚接地,第4引脚接VCC,第5引脚、第6引脚、第7引脚、第8引脚、第9引脚、第10引脚、第12引脚、第13引脚、第14引脚悬空,第11引脚接VEE;The first pin of the operational amplifier U3 is connected to the second pin through the resistor Rz, the ninth pin of U2 is connected through the resistor R3, the second pin of U3 is connected to the 14th pin of U2 through R32, and the third pin The pin is grounded, the 4th pin is connected to VCC, the 5th pin, the 6th pin, the 7th pin, the 8th pin, the 9th pin, the 10th pin, the 12th pin, the 13th pin, The 14th pin is suspended, and the 11th pin is connected to VEE;
所述乘法器U4的第1引脚接U1的第7引脚,第3引脚接U2的第14引脚,第2、4、6引脚均接地,第5引脚接VEE,第7引脚接通过电位器R21接U2的第2引脚,第8引脚接VCC;The first pin of the multiplier U4 is connected to the seventh pin of U1, the third pin is connected to the fourteenth pin of U2, the second, fourth, and sixth pins are all grounded, the fifth pin is connected to VEE, and the seventh pin is connected to VEE. The pin is connected to the second pin of U2 through the potentiometer R21, and the eighth pin is connected to VCC;
所述运算放大器U5的第1引脚通过二极管D3接第2引脚,第2引脚通过电阻Ra1接U1的第7引脚,通过电阻Ra2和二极管D4的串联接第1引脚,通过电阻Ra1和电阻Ra5的串联接第6引脚,通过电阻Ra2及Ra3的串联接第6引脚,第3引脚、第5引脚、第10引脚、第12引脚接地,第4引脚接正14V电源,第11引脚接负14V电源,第6引脚通过电阻Ra4接第7引脚,第7引脚接U6的第7引脚,第8引脚接U6的第5引脚,通过电阻Ra9接第9引脚,第9引脚通过电阻Ra8和二极管D6的串联接第14引脚,通过电阻Ra10和Ra6的串联接第13引脚,第13引脚通过电阻Ra7和二极管D6的串联接第14引脚,第14引脚通过二极管D5接第13引脚;The first pin of the operational amplifier U5 is connected to the second pin through the diode D3, the second pin is connected to the seventh pin of U1 through the resistor Ra1, the first pin is connected in series through the resistor Ra2 and the diode D4, and the resistor The series connection of Ra1 and resistor Ra5 is connected to the 6th pin, the series connection of the resistors Ra2 and Ra3 is connected to the 6th pin, the 3rd pin, the 5th pin, the 10th pin, the 12th pin are grounded, and the 4th pin Connect to the positive 14V power supply, connect the 11th pin to the negative 14V power supply, connect the 6th pin to the 7th pin through the resistor Ra4, connect the 7th pin to the 7th pin of U6, and connect the 8th pin to the 5th pin of U6 , connected to the 9th pin through the resistor Ra9, the 9th pin is connected to the 14th pin through the series connection of the resistor Ra8 and the diode D6, connected to the 13th pin through the series connection of the resistor Ra10 and Ra6, and the 13th pin is connected to the 13th pin through the resistor Ra7 and the diode The series of D6 is connected to the 14th pin, and the 14th pin is connected to the 13th pin through the diode D5;
所述模拟开关U6的第1引脚接U7的第2引脚,第2引脚、第14引脚接正14V电源,第3引脚接负14V电源,第4引脚接U10的第7引脚,第5引脚接U5的第8引脚,第6引脚接U9的第7引脚,第7引脚接U5的第7引脚,第8引脚通过电位器R31接U3的第2引脚,第9引脚,第10引脚,第11引脚,第12引脚,第13引脚悬空,第15引脚接地,第16引脚接U7的第13引脚;The first pin of the analog switch U6 is connected to the second pin of U7, the second pin and the fourteenth pin are connected to the positive 14V power supply, the third pin is connected to the negative 14V power supply, and the fourth pin is connected to the seventh pin of U10. pin, the 5th pin is connected to the 8th pin of U5, the 6th pin is connected to the 7th pin of U9, the 7th pin is connected to the 7th pin of U5, and the 8th pin is connected to the U3 through the potentiometer R31 The 2nd pin, the 9th pin, the 10th pin, the 11th pin, the 12th pin, the 13th pin is floating, the 15th pin is grounded, the 16th pin is connected to the 13th pin of U7;
所述电压比较器U7的第1引脚、第6引脚、第7引脚、第8引脚、第9引脚、第14引脚悬空,第3引脚接VCC,第4引脚、第10引脚、第12引脚接地,第2引脚通过电阻R01接正14V电源,通过二极管D1和电阻R02的串联接地,第13引脚通过电阻R03接正14V电源,通过二极管D2和电阻R04的串联接地;The 1st pin, the 6th pin, the 7th pin, the 8th pin, the 9th pin, and the 14th pin of the voltage comparator U7 are suspended, the 3rd pin is connected to VCC, the 4th pin, The 10th pin and the 12th pin are grounded, the 2nd pin is connected to the positive 14V power supply through the resistor R01, and grounded through the series connection of the diode D1 and the resistor R02, the 13th pin is connected to the positive 14V power supply through the resistor R03, through the diode D2 and the resistor R04 series grounding;
所述运算放大器U8的第1引脚通过电阻Rs1接第6引脚,第2引脚接U1的第7引脚,第3引脚、第5引脚、第10引脚、第12引脚接地,第4引脚接正14V电源,第11引脚接负14V电源,第6引脚通过电阻Rs2接第7引脚,第7引脚接U10的第3引脚,第8引脚接U9的第3引脚,通过RS4接第9引脚,第9引脚通过电阻Rs3接第14引脚,第13引脚接U2的第7引脚;The first pin of the operational amplifier U8 is connected to the sixth pin through the resistor Rs1, the second pin is connected to the seventh pin of U1, the third pin, the fifth pin, the tenth pin, and the twelfth pin Ground, the 4th pin is connected to the positive 14V power supply, the 11th pin is connected to the negative 14V power supply, the 6th pin is connected to the 7th pin through the resistor Rs2, the 7th pin is connected to the 3rd pin of U10, and the 8th pin is connected to The 3rd pin of U9 is connected to the 9th pin through RS4, the 9th pin is connected to the 14th pin through the resistor Rs3, and the 13th pin is connected to the 7th pin of U2;
所述乘法器U9的第1引脚接U1的第7引脚,第3引脚接U8的第8引脚,第2引脚、第4引脚、第6引脚接地,第5引脚接VEE,第7引脚接U6的第6引脚,第8引脚接VCC;The 1st pin of described multiplier U9 connects the 7th pin of U1, the 3rd pin connects the 8th pin of U8, the 2nd pin, the 4th pin, the 6th pin are grounded, the 5th pin Connect to VEE, connect the 7th pin to the 6th pin of U6, and connect the 8th pin to VCC;
所述乘法器U10的第1引脚接U2的第7引脚,第3引脚接U8的第7引脚,第2引脚、第4引脚、第6引脚接地,第5引脚接VEE,第7引脚接U6的第4引脚,第8引脚接VCC。The first pin of the multiplier U10 is connected to the seventh pin of U2, the third pin is connected to the seventh pin of U8, the second pin, the fourth pin, and the sixth pin are grounded, and the fifth pin Connect to VEE, connect the 7th pin to the 4th pin of U6, and connect the 8th pin to VCC.
当然,上述说明并非对发明的限制,本发明也不仅限于上述举例,本技术领域的普通技术人员在本发明的实质范围内所做出的变化、改型、添加或替换,也属于本发明的保护范围。Of course, the above description is not a limitation to the invention, and the present invention is not limited to the above examples, and the changes, modifications, additions or replacements made by those skilled in the art within the scope of the present invention also belong to the scope of the present invention. protected range.
Claims (2)
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201210367623.3A CN102916802B (en) | 2012-09-27 | 2012-09-27 | Fractional-order automatic switching chaotic system method for four Lorenz type systems and analog circuit |
| PCT/CN2013/000423 WO2014048053A1 (en) | 2012-09-27 | 2013-04-12 | Analog circuit and method for fractional-order four-system automatic switching chaotic system based on lorenz type system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201210367623.3A CN102916802B (en) | 2012-09-27 | 2012-09-27 | Fractional-order automatic switching chaotic system method for four Lorenz type systems and analog circuit |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN102916802A CN102916802A (en) | 2013-02-06 |
| CN102916802B true CN102916802B (en) | 2014-12-17 |
Family
ID=47615044
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201210367623.3A Active CN102916802B (en) | 2012-09-27 | 2012-09-27 | Fractional-order automatic switching chaotic system method for four Lorenz type systems and analog circuit |
Country Status (2)
| Country | Link |
|---|---|
| CN (1) | CN102916802B (en) |
| WO (1) | WO2014048053A1 (en) |
Families Citing this family (19)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102916802B (en) * | 2012-09-27 | 2014-12-17 | 滨州学院 | Fractional-order automatic switching chaotic system method for four Lorenz type systems and analog circuit |
| CN103199988A (en) * | 2013-03-29 | 2013-07-10 | 王少夫 | Two-dimensional complex number chaotic system |
| CN103227713B (en) * | 2013-04-01 | 2015-11-18 | 杭州电子科技大学 | One realizes natural Exponents chaotic analog circuit and method |
| CN103220127A (en) * | 2013-04-23 | 2013-07-24 | 王少夫 | Modified unified multi-wing chaotic system |
| CN103220126A (en) * | 2013-04-23 | 2013-07-24 | 王少夫 | Unified multi-wing chaotic system |
| CN103227714A (en) * | 2013-04-25 | 2013-07-31 | 王少夫 | Three-dimensional multi-wing chaotic system |
| CN103220129A (en) * | 2013-04-26 | 2013-07-24 | 王少夫 | Three-dimensional multi-wing chaotic system |
| CN103199991A (en) * | 2013-04-26 | 2013-07-10 | 王少夫 | Three-dimensional uniform multi-wing lorentz cluster chaotic system |
| CN103368723B (en) * | 2013-07-03 | 2017-02-15 | 淄博职业学院 | Fractional order four-system automatic switching chaotic system method and analog circuit |
| CN103888240A (en) * | 2014-02-22 | 2014-06-25 | 滨州学院 | A Lorenz type chaotic switching system method and circuit with different fractional orders containing y2 |
| CN103856317A (en) * | 2014-02-22 | 2014-06-11 | 滨州学院 | Method and circuit for switching classic Lorenz type chaotic system with different fractional orders |
| CN104378197B (en) * | 2014-12-03 | 2015-08-19 | 国网山东省电力公司淄博供电公司 | Based on construction method and the circuit of the Lorenz type hyperchaotic system containing x side of memristor |
| CN104868988A (en) * | 2015-05-27 | 2015-08-26 | 王忠林 | Different-feedback and ultimate boundary estimation facilitating Lorenz type hyper-chaotic system construction method and circuit thereof |
| CN105187191A (en) * | 2015-09-01 | 2015-12-23 | 王晓红 | Right-deviation three-dimensional single-scroll chaotic system and circuit |
| CN105099663A (en) * | 2015-09-01 | 2015-11-25 | 王忠林 | Construction method of chaotic system comprising folding double-wing chaotic attractor, and circuit |
| CN105099657A (en) * | 2015-09-01 | 2015-11-25 | 王晓红 | Left-leaning three-dimensional single-scroll chaotic system and circuit |
| CN105099659A (en) * | 2015-09-01 | 2015-11-25 | 王晓红 | Right-oblique chaotic system with folded attractor and circuit |
| CN105099662A (en) * | 2015-09-01 | 2015-11-25 | 王忠林 | Two-wing attractor chaotic system construction method and circuit |
| CN114301580B (en) * | 2021-11-23 | 2023-06-02 | 中国地质大学(武汉) | A chaotic synchronization circuit based on Duffing-Van der pol memristive chaotic oscillator |
Citations (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101179375A (en) * | 2006-11-12 | 2008-05-14 | 黑龙江大学 | Chaos algorithm based network data encryption card |
| CN101931526A (en) * | 2010-08-23 | 2010-12-29 | 滨州学院 | A method and analog circuit for realizing automatic switching of chaotic system |
| CN201726386U (en) * | 2010-07-21 | 2011-01-26 | 滨州学院 | Hyperchaos/chaos system universal analog circuit |
| CN202043091U (en) * | 2011-04-19 | 2011-11-16 | 滨州学院 | Analog Circuit Realizing Automatic Switching of Chaotic System |
| CN102385659A (en) * | 2011-12-13 | 2012-03-21 | 滨州学院 | Method for realizing fractional-order three-system automatic-switchover chaotic system and analog circuit |
| CN202218241U (en) * | 2011-09-27 | 2012-05-09 | 滨州学院 | Four-Dimensional Chaotic Circuits with Large Separation Exponent |
| CN102497263A (en) * | 2011-11-18 | 2012-06-13 | 滨州学院 | Method for realizing integer order and fractional order automatic switching chaotic system and analog circuit |
| CN102694643A (en) * | 2012-04-27 | 2012-09-26 | 广东第二师范学院 | Composite chaotic signal generator |
Family Cites Families (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR0156454B1 (en) * | 1995-12-08 | 1998-11-16 | 정호선 | Voice-control comm. system using rolentz-chaos generating circuit |
| CN102916802B (en) * | 2012-09-27 | 2014-12-17 | 滨州学院 | Fractional-order automatic switching chaotic system method for four Lorenz type systems and analog circuit |
| CN102904708B (en) * | 2012-09-27 | 2014-09-10 | 滨州学院 | Method for automatically switching fractional-order chaotic system by four systems based on Lu-type system and analog circuit |
| CN102932133B (en) * | 2012-09-27 | 2015-02-04 | 滨州学院 | Method for fractional-order four-system automatic switching chaotic system based on Liu type system, and simulation circuit |
| CN102904709B (en) * | 2012-09-27 | 2014-12-24 | 国家电网公司 | Method for automatically switching four Chen type system based fractional order chaotic systems and analog circuit |
| CN202818326U (en) * | 2012-10-08 | 2013-03-20 | 滨州学院 | Fractional order four-system automatic switching analog circuit for Chen-type systems |
| CN202818325U (en) * | 2012-10-08 | 2013-03-20 | 滨州学院 | Fractional order four-system automatic switching analog circuit for Lorenz-type systems |
| CN202841154U (en) * | 2012-10-08 | 2013-03-27 | 滨州学院 | Realize the automatic switching analog circuit of fractional order four systems of Lü type system |
| CN202818324U (en) * | 2012-10-08 | 2013-03-20 | 滨州学院 | Fractional order four-system automatic switching analog circuit for Liu-type systems |
-
2012
- 2012-09-27 CN CN201210367623.3A patent/CN102916802B/en active Active
-
2013
- 2013-04-12 WO PCT/CN2013/000423 patent/WO2014048053A1/en active Application Filing
Patent Citations (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101179375A (en) * | 2006-11-12 | 2008-05-14 | 黑龙江大学 | Chaos algorithm based network data encryption card |
| CN201726386U (en) * | 2010-07-21 | 2011-01-26 | 滨州学院 | Hyperchaos/chaos system universal analog circuit |
| CN101931526A (en) * | 2010-08-23 | 2010-12-29 | 滨州学院 | A method and analog circuit for realizing automatic switching of chaotic system |
| CN202043091U (en) * | 2011-04-19 | 2011-11-16 | 滨州学院 | Analog Circuit Realizing Automatic Switching of Chaotic System |
| CN202218241U (en) * | 2011-09-27 | 2012-05-09 | 滨州学院 | Four-Dimensional Chaotic Circuits with Large Separation Exponent |
| CN102497263A (en) * | 2011-11-18 | 2012-06-13 | 滨州学院 | Method for realizing integer order and fractional order automatic switching chaotic system and analog circuit |
| CN102385659A (en) * | 2011-12-13 | 2012-03-21 | 滨州学院 | Method for realizing fractional-order three-system automatic-switchover chaotic system and analog circuit |
| CN102694643A (en) * | 2012-04-27 | 2012-09-26 | 广东第二师范学院 | Composite chaotic signal generator |
Non-Patent Citations (2)
| Title |
|---|
| 一组切换混沌系统的设计与电路实现;满峰泉等;《四川兵工学报》;20091231;第30卷(第12期);第45-48页 * |
| 四维切换超混沌系统;刘扬正等;《物理学报》;20070930;第56卷(第9期);第5131-5135页 * |
Also Published As
| Publication number | Publication date |
|---|---|
| CN102916802A (en) | 2013-02-06 |
| WO2014048053A1 (en) | 2014-04-03 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN102916802B (en) | Fractional-order automatic switching chaotic system method for four Lorenz type systems and analog circuit | |
| CN102904708B (en) | Method for automatically switching fractional-order chaotic system by four systems based on Lu-type system and analog circuit | |
| CN102904709B (en) | Method for automatically switching four Chen type system based fractional order chaotic systems and analog circuit | |
| CN102957531B (en) | Method for realizing automatic switching of seven Lorenz type chaotic systems and analog circuit | |
| CN102932133B (en) | Method for fractional-order four-system automatic switching chaotic system based on Liu type system, and simulation circuit | |
| CN103368723B (en) | Fractional order four-system automatic switching chaotic system method and analog circuit | |
| CN102385659B (en) | Method for realizing fractional-order three-system automatic-switchover chaotic system and analog circuit | |
| CN102497263B (en) | Method for realizing integer order and fractional order automatic switching chaotic system and analog circuit | |
| CN102970128B (en) | Method for achieving automatic switching of seven Chen type chaotic systems and analog circuit | |
| CN202841154U (en) | Realize the automatic switching analog circuit of fractional order four systems of Lü type system | |
| CN202818326U (en) | Fractional order four-system automatic switching analog circuit for Chen-type systems | |
| Wu et al. | A wheel-switch chaotic system for image encryption | |
| CN101931526A (en) | A method and analog circuit for realizing automatic switching of chaotic system | |
| CN202818324U (en) | Fractional order four-system automatic switching analog circuit for Liu-type systems | |
| CN202818325U (en) | Fractional order four-system automatic switching analog circuit for Lorenz-type systems | |
| CN202043091U (en) | Analog Circuit Realizing Automatic Switching of Chaotic System | |
| CN103532696A (en) | Jerk circuit capable of producing double-scroll chaotic attractor | |
| WO2016191899A1 (en) | Method and analog circuit for realizing automatic switching of seven chen-type systems for chaotic system | |
| Rathore et al. | A systematic map method for realizing minimal logic functions of arbitrary number of variables | |
| CN102466777A (en) | Integrated circuit testing device | |
| KR101103636B1 (en) | Digital-Analog Converter Can Share Fine Resistance Strings | |
| Matsumoto et al. | A Theorem in Elementary Number Theory | |
| Hegde | Further results on set sequential and set graceful graphs | |
| Ago et al. | Synchronization Phenomena of Coupled Chaotic Circuit Network with Bridge | |
| CN104301093B (en) | The multistage Jerk circuits that a kind of five ranks Jerk circuits and its extension form |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| ASS | Succession or assignment of patent right |
Owner name: STATE GRID ZHEJIANG YONGKANG POWER SUPPLY COMPANY Free format text: FORMER OWNER: BINZHOU COLLEGE Effective date: 20141218 |
|
| C41 | Transfer of patent application or patent right or utility model | ||
| C53 | Correction of patent for invention or patent application | ||
| CB03 | Change of inventor or designer information |
Inventor after: Yang Lufeng Inventor after: Yuan Jianguo Inventor after: Ying Jun Inventor after: Wang Sheng Inventor after: Xu Ruihua Inventor before: Wang Zhonglin Inventor before: Hu Bo Inventor before: Liu Zezhuan |
|
| COR | Change of bibliographic data |
Free format text: CORRECT: ADDRESS; FROM: 256603 BINZHOU, SHANDONG PROVINCE TO: 321301 JINHUA, ZHEJIANG PROVINCE Free format text: CORRECT: INVENTOR; FROM: WANG ZHONGLIN HU BO LIU ZEZHUAN TO: YANG LUFENG YUAN JIANGUO YING JUN WANGSHENG XU RUIHUA |
|
| TR01 | Transfer of patent right |
Effective date of registration: 20141218 Address after: 321301, No. 796 North East Road, Yongkang City, Zhejiang, Jinhua Patentee after: Net Yongkang City, Zhejiang electric company of state Address before: 256603 the Yellow River Road, Shandong, No. five, No. 391, Binzhou Patentee before: Binzhou College |