Hussain et al., 2014 - Google Patents
BIST-PUF: Online, hardware-based evaluation of physically unclonable circuit identifiersHussain et al., 2014
View PDF- Document ID
- 18298857399479667521
- Author
- Hussain S
- Yellapantula S
- Majzoobi M
- Koushanfar F
- Publication year
- Publication venue
- 2014 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)
External Links
Snippet
Physical Unclonable Functions (PUF) are of increasing importance due to their many hardware security applications including chip fingerprinting, metering, authentication, anti- counterfeiting, and supply-chain tracing, eg, DARPA SHIELD. This paper presents BIST …
- 238000011156 evaluation 0 title abstract description 25
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/58—Random or pseudo-random number generators
- G06F7/588—Random number generators, i.e. based on natural stochastic processes
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Error detection; Error correction; Monitoring responding to the occurence of a fault, e.g. fault tolerance
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F2207/72—Indexing scheme relating to groups G06F7/72 - G06F7/729
- G06F2207/7219—Countermeasures against side channel or fault attacks
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L2209/00—Additional information or applications relating to cryptographic mechanisms or cryptographic arrangements for secret or secure communication H04L9/00
- H04L2209/12—Details relating to cryptographic hardware or logic circuitry
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L9/00—Cryptographic mechanisms or cryptographic arrangements for secret or secure communication
- H04L9/08—Key distribution or management, e.g. generation, sharing or updating, of cryptographic keys or passwords
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L9/00—Cryptographic mechanisms or cryptographic arrangements for secret or secure communication
- H04L9/06—Cryptographic mechanisms or cryptographic arrangements for secret or secure communication the encryption apparatus using shift registers or memories for block-wise or stream coding, e.g. DES systems or RC4; Hash functions; Pseudorandom sequence generators
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L9/00—Cryptographic mechanisms or cryptographic arrangements for secret or secure communication
- H04L9/32—Cryptographic mechanisms or cryptographic arrangements for secret or secure communication including means for verifying the identity or authority of a user of the system or for message authentication, e.g. authorization, entity authentication, data integrity or data verification, non-repudiation, key authentication or verification of credentials
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
- G06N99/00—Subject matter not provided for in other groups of this subclass
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Hussain et al. | BIST-PUF: Online, hardware-based evaluation of physically unclonable circuit identifiers | |
| JP6608457B2 (en) | A method for generating physically unclonable function bitstreams with improved reliability | |
| US8370787B2 (en) | Testing security of mapping functions | |
| Hussain et al. | A built-in-self-test scheme for online evaluation of physical unclonable functions and true random number generators | |
| Duvalsaint et al. | Characterization of locked combinational circuits via ATPG | |
| KR20220041048A (en) | Systems and methods for using hybrid boolean networks as functions that cannot be physically replicated | |
| Ju et al. | Stability analysis of a physical unclonable function based on metal resistance variations | |
| Sauer et al. | Sensitized path PUF: A lightweight embedded physical unclonable function | |
| Yu et al. | Can deep learning break a true random number generator? | |
| Liberty et al. | True hardware random number generation implemented in the 32-nm SOI POWER7+ processor | |
| Kareem et al. | Physical unclonable functions based hardware obfuscation techniques: A state of the art | |
| Gai et al. | Attacking the edge-of-things: A physical attack perspective | |
| Mills et al. | Design and evaluation of a delay-based FPGA physically unclonable function | |
| Chatterjee et al. | Systematically quantifying cryptanalytic nonlinearities in strong PUFs | |
| Kasarabada et al. | Sled: Sequential logic encryption using dynamic keys | |
| Tehranipoor et al. | Hardware Security Training, Hands-on! | |
| Paul et al. | Curias: Current-based ic authentication by exploiting supply current variations | |
| Xu et al. | Post-silicon validation and calibration of hardware security primitives | |
| Piscopo et al. | A High-Entropy True Random Number Generator with Keccak Conditioning for FPGA | |
| Sivaraman et al. | Security in sequence: NIST-adherent design of a hybrid random number generator with SRAM-based PUF | |
| Piscopo | Design of a true random number generator for post-quantum cryptography | |
| Chakraborty et al. | Combined side-channel and fault analysis attack on protected grain family of stream ciphers | |
| Yin | A group-based ring oscillator physical unclonable function | |
| Hussain et al. | BIST for Online Evaluation of PUFs and TRNGs | |
| Yu et al. | On designing PUF-based TRNGs with known answer tests |