+

Wang et al., 2006 - Google Patents

A network security processor design based on an integrated SOC design and test platform

Wang et al., 2006

View PDF
Document ID
15018989474843234516
Author
Wang C
Lo C
Lee M
Yeh J
Huang C
Wu C
Huang S
Publication year
Publication venue
Proceedings of the 43rd Annual Design Automation Conference

External Links

Snippet

In this paper we present a generic Network Security Processor (NSP) design suitable for a wide range of security related protocols in wired or wireless network applications. Following the platform-based design methodology, we develop four specific platforms, ie, architecture …
Continue reading at www.researchgate.net (PDF) (other versions)

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50Computer-aided design
    • G06F17/5009Computer-aided design using simulation
    • G06F17/5022Logic simulation, e.g. for logic circuit operation
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50Computer-aided design
    • G06F17/5045Circuit design
    • G06F17/5054Circuit design for user-programmable logic devices, e.g. field programmable gate arrays [FPGA]
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F21/00Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
    • G06F21/70Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer
    • G06F21/71Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure computing or processing of information
    • G06F21/77Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure computing or processing of information in smart cards
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/36Preventing errors by testing or debugging software
    • G06F11/362Software debugging
    • G06F11/3648Software debugging using additional hardware
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F21/00Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
    • G06F21/10Protecting distributed programs or content, e.g. vending or licensing of copyrighted material
    • G06F21/12Protecting executable software
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/22Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/26Functional testing
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/30Monitoring
    • G06F11/34Recording or statistical evaluation of computer activity, e.g. of down time, of input/output operation; Recording or statistical evaluation of user activity, e.g. usability assessment
    • G06F11/3466Performance evaluation by tracing or monitoring
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for programme control, e.g. control unit
    • G06F9/06Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F2221/00Indexing scheme relating to security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00Indexing scheme relating to computer aided design [CAD]
    • G06F2217/70Fault tolerant, i.e. transient fault suppression

Similar Documents

Publication Publication Date Title
Balkind et al. OpenPiton: An open source manycore research framework
CN112673376B (en) Hardware simulation system and method for identifying state holding loops and oscillation loops
Iskander et al. High-level abstractions and modular debugging for FPGA design validation
Homsirikamol et al. Gmu hardware api for authenticated ciphers
CN110785761A (en) Method for compressing simulation timeline in presence of clock dynamic reprogramming
Wang et al. A network security processor design based on an integrated SOC design and test platform
Plusquellic et al. Information leakage analysis using a co-design-based fault injection technique on a RISC-V microprocessor
Marshall et al. Implementing the draft RISC-V scalar cryptography extensions
Huang et al. Model-based verification and estimation framework for dynamically partially reconfigurable systems
Nath et al. Soccom: Automated synthesis of system-on-chip architectures
Jiang et al. PyH2: Using PyMTL3 to create productive and open-source hardware testing methodologies
Ohba et al. An SoC design methodology using FPGAs and embedded microprocessors
Dey et al. Using a soft core in a SOC design: Experiences with picoJava
Meng et al. SoCCAR: Detecting system-on-chip security violations under asynchronous resets
US9344408B2 (en) Cloud-basd digital verification system and method
Huang et al. UML-based hardware/software co-design platform for dynamically partially reconfigurable network security systems
Saravanan et al. Exploring Coverage Metrics in Hardware Fuzzing: A Comprehensive Analysis
Veeranna et al. Trust filter: Runtime hardware Trojan detection in behavioral MPSoCs
Schaumont et al. Multilevel design validation in a secure embedded system
Su et al. Design and test of a scalable security processor
Cui et al. Toward Building and Optimizing Trustworthy Systems Using Untrusted Components: A Graph-Theoretic Perspective
Wang et al. Scalable security processor design and its implementation
Jiang et al. Enhancing reliability and flexibility of a system-on-chip using reconfigurable logic
Gahl Triplicated Instruction Set Randomization in Parallel Heterogenous Soft-Core Processors
Kokila et al. Hardware signature generation using a hybrid puf and fsm model for an soc architecture
点击 这是indexloc提供的php浏览器服务,不要输入任何密码和下载