Wang et al., 2010 - Google Patents
A gbps ipsec ssl security processor design and implementation in an fpga prototyping platformWang et al., 2010
- Document ID
- 14914603221864717832
- Author
- Wang H
- Bai G
- Chen H
- Publication year
- Publication venue
- Journal of Signal Processing Systems
External Links
Snippet
This paper presents a high performance Network Security Processor (NSP) system architecture implementation intended for both Internet Protocol Security (IPSec) and Secure Socket Layer (SSL) protocol acceleration, which are widely employed in Virtual Private …
- 230000001133 acceleration 0 abstract description 4
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for programme control, e.g. control unit
- G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
- G06F9/46—Multiprogramming arrangements
- G06F9/50—Allocation of resources, e.g. of the central processing unit [CPU]
- G06F9/5061—Partitioning or combining of resources
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/76—Architectures of general purpose stored programme computers
- G06F15/78—Architectures of general purpose stored programme computers comprising a single central processing unit
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for programme control, e.g. control unit
- G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
- G06F9/30—Arrangements for executing machine-instructions, e.g. instruction decode
- G06F9/30003—Arrangements for executing specific machine instructions
- G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a programme unit and a register, e.g. for a simultaneous processing of several programmes
- G06F15/163—Interprocessor communication
- G06F15/173—Interprocessor communication using an interconnection network, e.g. matrix, shuffle, pyramid, star, snowflake
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L63/00—Network architectures or network communication protocols for network security
- H04L63/04—Network architectures or network communication protocols for network security for providing a confidential data exchange among entities communicating through data packet networks
- H04L63/0428—Network architectures or network communication protocols for network security for providing a confidential data exchange among entities communicating through data packet networks wherein the data content is protected, e.g. by encrypting or encapsulating the payload
- H04L63/0485—Networking architectures for enhanced packet encryption processing, e.g. offloading of IPsec packet processing or efficient security association look-up
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/30—Monitoring
- G06F11/34—Recording or statistical evaluation of computer activity, e.g. of down time, of input/output operation; Recording or statistical evaluation of user activity, e.g. usability assessment
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Kim et al. | NBA (network balancing act) a high-performance packet processing framework for heterogeneous processors | |
| Cerović et al. | Fast packet processing: A survey | |
| Wu et al. | CryptoManiac: A fast flexible architecture for secure communication | |
| US11171955B2 (en) | Link protection for trusted input/output devices | |
| US20170302438A1 (en) | Advanced bus architecture for aes-encrypted high-performance internet-of-things (iot) embedded systems | |
| Hodjat et al. | High-throughput programmable cryptocoprocessor | |
| Weng et al. | Pipelining vs. multiprocessors-choosing the right network processor system topology | |
| Wang et al. | A gbps ipsec ssl security processor design and implementation in an fpga prototyping platform | |
| KR100799305B1 (en) | High performance encryption device using multiple crypto engines | |
| Tan et al. | Optimization and benchmark of cryptographic algorithms on network processors | |
| Cai et al. | Implementation and optimization of ChaCha20 stream cipher on sunway taihuLight supercomputer | |
| Park et al. | Pipsea: A practical ipsec gateway on embedded apus | |
| Danczul et al. | Cuteforce analyzer: A distributed bruteforce attack on pdf encryption with gpus and fpgas | |
| Haixin et al. | Zodiac: System architecture implementation for a high-performance network security processor | |
| Heil et al. | Architecture and performance of the hardware accelerators in IBM’s PowerEN processor | |
| Wang et al. | Design and implementation of a high performance network security processor | |
| Paul et al. | Multi core SSL/TLS security processor architecture and its FPGA prototype design with automated preferential algorithm | |
| Wang et al. | Fastrack: Fast io for secure ml using gpu tees | |
| Yang et al. | Load balancing for data-parallel applications on network-on-chip enabled multi-processor platform | |
| Su et al. | Design and test of a scalable security processor | |
| Acevedo et al. | Hardware accelerated cryptography for tactile internet | |
| Han | Enabling Flexible and High-Performance Networking With FPGA-Based SmartNICs | |
| Seuschek et al. | HiPeC—High Performance Cryptographic Service for Heterogeneous Network-on-Chip Systems | |
| Chan et al. | Process isolation for reconfigurable hardware | |
| Yan et al. | A reconfigurable processor architecture combining multi-core and reconfigurable processing units |