+

Picatoste-Olloqui et al., 2004 - Google Patents

Implementing high-speed double-data rate (DDR) SDRAM controllers on FPGA

Picatoste-Olloqui et al., 2004

Document ID
14806548375108679854
Author
Picatoste-Olloqui E
Cardells-Tormo F
Sempere-Agullo J
Herms-Berenguer A
Publication year
Publication venue
International Conference on Field Programmable Logic and Applications

External Links

Snippet

This paper deals with the FPGA-implementation of a high-speed interface for DDR SDRAMs. We aim to achieve a performance, in terms of bandwidth, comparable to ASIC implementations. The novelty of this paper is to present the design techniques that lead to …
Continue reading at link.springer.com (other versions)

Classifications

    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C7/00Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10Input/output (I/O) data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1051Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
    • G11C7/1066Output synchronization
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C7/00Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/22Read-write (R-W) timing or clocking circuits; Read-write (R-W) control signal generators or management
    • G11C7/222Clock generating, synchronizing or distributing circuits within memory device
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C7/00Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10Input/output (I/O) data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1072Input/output (I/O) data interface arrangements, e.g. I/O data control circuits, I/O data buffers for memories with random access ports synchronised on clock signal pulse trains, e.g. synchronous memories, self timed memories
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317Testing of digital circuits
    • G01R31/3181Functional testing
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C7/00Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10Input/output (I/O) data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1078Data input circuits, e.g. write amplifiers, data input buffers, data input registers, data input level conversion circuits
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/04Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/08Clock generators with changeable or programmable clock frequency
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C11/00Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C2207/00Indexing scheme relating to arrangements for writing information into, or reading information out from, a digital store
    • G11C2207/10Aspects relating to interfaces of memory device to external buses
    • G11C2207/105Aspects related to pads, pins or terminals
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C29/00Checking stores for correct operation; Subsequent repair; Testing stores during standby or offline operation

Similar Documents

Publication Publication Date Title
US10734061B2 (en) Double data rate (DDR) memory controller apparatus and method
JP4284527B2 (en) Memory interface control circuit
KR100370293B1 (en) Cycle independent data to echo clock tracking circuit
US6978352B2 (en) Memory controller emulator for controlling memory devices in a memory system
KR100866601B1 (en) Apparatus and method for controlling termination resistance of semiconductor device
US7818528B2 (en) System and method for asynchronous clock regeneration
US7571396B2 (en) System and method for providing swap path voltage and temperature compensation
CN101494088B (en) Semiconductor integrated circuit device and method of testing same
US7292500B2 (en) Reducing read data strobe latency in a memory system
US10803924B2 (en) Internal write leveling circuitry
KR100930401B1 (en) Semiconductor memory device
EP1510930A2 (en) Memory interface system and method
US9640278B1 (en) Testability/manufacturing method to adjust output skew timing
JP3838939B2 (en) Memory system and modules and registers
CN112908378B (en) Multi-phase clock splitting
US7408394B2 (en) Measure control delay and method having latching circuit integral with delay circuit
WO2008024659A2 (en) Circuits to delay a signal from a memory device
US7181638B2 (en) Method and apparatus for skewing data with respect to command on a DDR interface
JP2007226308A (en) Interface circuit and storage control device including the interface circuit
TWI433164B (en) Data access apparatus and associated method for accessing data using internally generated clock
US6373784B2 (en) Semiconductor memory device
CN111868831A (en) Apparatus and method for tuning a phase mixer circuit
US20120110400A1 (en) Method and Apparatus for Performing Memory Interface Calibration
KR100598010B1 (en) Clock divider, system with clock divider, clock distribution method and data reading and writing method using clock distribution
Picatoste-Olloqui et al. Implementing high-speed double-data rate (DDR) SDRAM controllers on FPGA
点击 这是indexloc提供的php浏览器服务,不要输入任何密码和下载