Cong et al., 1993 - Google Patents

An optimal performance-driven technology mapping algorithm for LUT based FPGAs under arbitrary net-delay models

Cong et al., 1993

Document ID: 14754335648722941502
Author: Cong J; Ding Y; Gao T; Chen K
Publication year: 1993
Publication venue: Proceedings of the International Conference on CAD and Computer Graphics

External Links

Cited by

Continue reading at scholar.google.com (other versions)

238000011156 evaluation 0 abstract description 2

Classifications

- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
- G06F17/5077—Routing
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
- G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
- G06F17/5022—Logic simulation, e.g. for logic circuit operation
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5045—Circuit design
- G06F17/505—Logic synthesis, e.g. technology mapping, optimisation
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
- G06F17/5081—Layout analysis, e.g. layout verification, design rule check
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5045—Circuit design
- G06F17/5054—Circuit design for user-programmable logic devices, e.g. field programmable gate arrays [FPGA]
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/30—Information retrieval; Database structures therefor; File system structures therefor
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2217/00—Indexing scheme relating to computer aided design [CAD]
- G06F2217/78—Power analysis and optimization
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring

Similar Documents

Publication	Publication Date	Title
US12159093B1 (en)	2024-12-03	Using barycenter compact model to determine IR drop for circuit network
Cong et al.	1994	FlowMap: An optimal technology mapping algorithm for delay optimization in lookup-table based FPGA designs
Cong et al.	1992	An optimal technology mapping algorithm for delay optimization in lookup-table based FPGA designs
Okamoto et al.	1996	Buffered Steiner tree construction with wire sizing for interconnect layout optimization
US5396435A (en)	1995-03-07	Automated circuit design system and method for reducing critical path delay times
US7353157B2 (en)	2008-04-01	Circuit simulation
US6782511B1 (en)	2004-08-24	Behavioral-synthesis electronic design automation tool business-to-business application service provider
Cong et al.	1996	RASP: A general logic synthesis system for SRAM-based FPGAs
US6470486B1 (en)	2002-10-22	Method for delay-optimizing technology mapping of digital logic
US8381151B1 (en)	2013-02-19	Method and system for power distribution analysis
US5481469A (en)	1996-01-02	Automatic power vector generation for sequential circuits
US6336208B1 (en)	2002-01-01	Delay optimized mapping for programmable gate arrays with multiple sized lookup tables
US20050268258A1 (en)	2005-12-01	Rule-based design consultant and method for integrated circuit design
JP2010534374A (en)	2010-11-04	Architectural physical synthesis
US20020133799A1 (en)	2002-09-19	Apparatus and method for determining buffered steiner trees for complex circuits
Xu et al.	1997	Layout-driven RTL binding techniques for high-level synthesis using accurate estimators
US9471733B1 (en)	2016-10-18	Solving a circuit network in multicore or distributed computing environment
Cong et al.	1993	Beyond the combinatorial limit in depth minimization for LUT-based FPGA designs
Chen et al.	1995	Combining technology mapping and placement for delay-minimization in FPGA designs
Legl et al.	1996	A Boolean approach to performance-directed technology mapping for LUT-based FPGA designs
Cong et al.	1993	An optimal performance-driven technology mapping algorithm for LUT based FPGAs under arbitrary net-delay models
US5805459A (en)	1998-09-08	Method of measuring activity in a digital circuit
US20020100003A1 (en)	2002-07-25	Method and apparatus for determining the strengths and weaknesses of paths in an integrated circuit
Lamoureux et al.	2005	On the interaction between power-aware computer-aided design algorithms for field-programmable gate arrays
Cong et al.	2000	Performance-driven technology mapping for heterogeneous FPGAs