Bui et al., 2017 - Google Patents
AES datapath optimization strategies for low-power low-energy multisecurity-level internet-of-things applicationsBui et al., 2017
View PDF- Document ID
- 14335318980994794882
- Author
- Bui D
- Puschini D
- Bacles-Min S
- Beigné E
- Tran X
- Publication year
- Publication venue
- IEEE Transactions on Very Large Scale Integration (VLSI) Systems
External Links
Snippet
Connected devices are getting attention because of the lack of security mechanisms in current Internet-of-Thing (IoT) products. The security can be enhanced by using standardized and proven-secure block ciphers as advanced encryption standard (AES) for …
- 238000005457 optimization 0 title abstract description 20
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L9/00—Cryptographic mechanisms or cryptographic arrangements for secret or secure communication
- H04L9/06—Cryptographic mechanisms or cryptographic arrangements for secret or secure communication the encryption apparatus using shift registers or memories for block-wise or stream coding, e.g. DES systems or RC4; Hash functions; Pseudorandom sequence generators
- H04L9/0618—Block ciphers, i.e. encrypting groups of characters of a plain text message using fixed encryption transformation
- H04L9/0637—Modes of operation, e.g. cipher block chaining [CBC], electronic codebook [ECB] or Galois/counter mode [GCM]
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L9/00—Cryptographic mechanisms or cryptographic arrangements for secret or secure communication
- H04L9/06—Cryptographic mechanisms or cryptographic arrangements for secret or secure communication the encryption apparatus using shift registers or memories for block-wise or stream coding, e.g. DES systems or RC4; Hash functions; Pseudorandom sequence generators
- H04L9/0618—Block ciphers, i.e. encrypting groups of characters of a plain text message using fixed encryption transformation
- H04L9/0631—Substitution permutation network [SPN], i.e. cipher composed of a number of stages or rounds each involving linear and nonlinear transformations, e.g. AES algorithms
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L9/00—Cryptographic mechanisms or cryptographic arrangements for secret or secure communication
- H04L9/08—Key distribution or management, e.g. generation, sharing or updating, of cryptographic keys or passwords
- H04L9/0816—Key establishment, i.e. cryptographic processes or cryptographic protocols whereby a shared secret becomes available to two or more parties, for subsequent use
- H04L9/0819—Key transport or distribution, i.e. key establishment techniques where one party creates or otherwise obtains a secret value, and securely transfers it to the other(s)
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L2209/00—Additional information or applications relating to cryptographic mechanisms or cryptographic arrangements for secret or secure communication H04L9/00
- H04L2209/80—Wireless
- H04L2209/805—Lightweight hardware, e.g. radio-frequency identification [RFID] or sensor
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L2209/00—Additional information or applications relating to cryptographic mechanisms or cryptographic arrangements for secret or secure communication H04L9/00
- H04L2209/12—Details relating to cryptographic hardware or logic circuitry
- H04L2209/125—Parallelization or pipelining, e.g. for accelerating processing of cryptographic operations
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L9/00—Cryptographic mechanisms or cryptographic arrangements for secret or secure communication
- H04L9/32—Cryptographic mechanisms or cryptographic arrangements for secret or secure communication including means for verifying the identity or authority of a user of the system or for message authentication, e.g. authorization, entity authentication, data integrity or data verification, non-repudiation, key authentication or verification of credentials
- H04L9/3271—Cryptographic mechanisms or cryptographic arrangements for secret or secure communication including means for verifying the identity or authority of a user of the system or for message authentication, e.g. authorization, entity authentication, data integrity or data verification, non-repudiation, key authentication or verification of credentials using challenge-response
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L63/00—Network architectures or network communication protocols for network security
- H04L63/04—Network architectures or network communication protocols for network security for providing a confidential data exchange among entities communicating through data packet networks
- H04L63/0428—Network architectures or network communication protocols for network security for providing a confidential data exchange among entities communicating through data packet networks wherein the data content is protected, e.g. by encrypting or encapsulating the payload
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L9/00—Cryptographic mechanisms or cryptographic arrangements for secret or secure communication
- H04L9/30—Public key, i.e. encryption algorithm being computationally infeasible to invert or user's encryption keys not requiring secrecy
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L2209/00—Additional information or applications relating to cryptographic mechanisms or cryptographic arrangements for secret or secure communication H04L9/00
- H04L2209/08—Randomization, e.g. dummy operations or using noise
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/58—Random or pseudo-random number generators
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Bui et al. | AES datapath optimization strategies for low-power low-energy multisecurity-level internet-of-things applications | |
| Batina et al. | Dietary recommendations for lightweight block ciphers: power, energy and area analysis of recently developed architectures | |
| Aysu et al. | SIMON says: Break area records of block ciphers on FPGAs | |
| Lamkuche et al. | CSL: FPGA implementation of lightweight block cipher for power-constrained devices | |
| Bui et al. | Ultra low-power and low-energy 32-bit datapath AES architecture for IoT applications | |
| Mhaouch et al. | Lightweight hardware architectures for the piccolo block cipher in FPGA | |
| Shreedhar et al. | Low gate-count ultra-small area nano advanced encryption standard (AES) design | |
| Shrivastava et al. | Efficient hardware implementations of QTL cipher for RFID applications | |
| Koteshwara et al. | Architecture optimization and performance comparison of Nonce-Misuse-Resistant authenticated encryption algorithms | |
| El-Meligy et al. | 130nm Low power asynchronous AES core | |
| Selvapriya et al. | Design and implementation of low power Advanced Encryption Standard cryptocore utilizing dynamic pipelined asynchronous model | |
| Kumar et al. | An ASIC implementation of low power and high throughput blowfish crypto algorithm | |
| Karthigaikumar et al. | PSP CO2: An efficient hardware architecture for AES algorithm for high throughput | |
| Lin et al. | A high-throughput low-power AES cipher for network applications | |
| Huai et al. | An energy-efficient AES-CCM implementation for IEEE802. 15.4 wireless sensor networks | |
| Konstantopoulou et al. | Review and Analysis of FPGA and ASIC Implementations of NIST Lightweight Cryptography Finalists | |
| Dao et al. | A compact, low power AES core on 180nm CMOS process | |
| Pirpilidis et al. | 8‐bit serialised architecture of SEED block cipher for constrained devices | |
| Krishna et al. | FPGA Implementation of High-Performance s-box Model and Bit-level Masking for AES Cryptosystem | |
| Kim et al. | Low power circuit architecture of AES crypto module for wireless sensor network | |
| Abbas et al. | Reusable data-path architecture for encryption-then-authentication on FPGA | |
| Choi et al. | Area-Optimized Multi-Standard AES-CCM Security Engine for IEEE 802.15. 4/802.15. 6 | |
| Kong et al. | A Very Compact AES‐SPIHT Selective Encryption Computer Architecture Design with Improved S‐Box | |
| Ge et al. | Ultra-low power and high speed design and implementation of AES and SHA1 hardware cores in 65 nanometer CMOS technology | |
| Suhaili et al. | Design and Implementation of Advanced Encryption Standard Using Verilog HDL |