+

Zubair et al., 2023 - Google Patents

RC-NVM: Recovery-aware reliability-security co-design for non-volatile memories

Zubair et al., 2023

View PDF
Document ID
13998870599914018653
Author
Zubair K
Abdullah R
Mohaisen D
Awad A
Publication year
Publication venue
IEEE Transactions on Dependable and Secure Computing

External Links

Snippet

Non-Volatile Memory (NVM) technologies are now available in the form of byte-addressable and fast main memory. Despite their benefits, such memories require secure and reliable memory management to prevent malicious and spontaneous data alteration. However, in …
Continue reading at par.nsf.gov (PDF) (other versions)

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/07Error detection; Error correction; Monitoring responding to the occurence of a fault, e.g. fault tolerance
    • G06F11/08Error detection or correction by redundancy in data representation, e.g. by using checking codes
    • G06F11/10Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
    • G06F11/1008Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices
    • G06F11/1012Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices using codes or arrangements adapted for a specific type of error
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/07Error detection; Error correction; Monitoring responding to the occurence of a fault, e.g. fault tolerance
    • G06F11/08Error detection or correction by redundancy in data representation, e.g. by using checking codes
    • G06F11/10Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
    • G06F11/1008Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices
    • G06F11/1064Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices in cache or content addressable memories
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/07Error detection; Error correction; Monitoring responding to the occurence of a fault, e.g. fault tolerance
    • G06F11/08Error detection or correction by redundancy in data representation, e.g. by using checking codes
    • G06F11/10Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
    • G06F11/1008Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices
    • G06F11/1044Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices with specific ECC/EDC distribution
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/07Error detection; Error correction; Monitoring responding to the occurence of a fault, e.g. fault tolerance
    • G06F11/08Error detection or correction by redundancy in data representation, e.g. by using checking codes
    • G06F11/10Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
    • G06F11/1076Parity data used in redundant arrays of independent storages, e.g. in RAID systems
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F12/00Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02Addressing or allocation; Relocation
    • G06F12/08Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/10Address translation
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F21/00Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
    • G06F21/70Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer
    • G06F21/71Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure computing or processing of information
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F21/00Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
    • G06F21/70Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer
    • G06F21/78Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure storage of data
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F12/00Accessing, addressing or allocating within memory systems or architectures
    • G06F12/14Protection against unauthorised use of memory or access to memory
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F21/00Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
    • G06F21/60Protecting data
    • G06F21/64Protecting data integrity, e.g. using checksums, certificates or signatures
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F2221/00Indexing scheme relating to security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
    • G06F2221/21Indexing scheme relating to G06F21/00 and subgroups addressing additional information or applications relating to security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F2211/00Indexing scheme relating to details of data-processing equipment not covered by groups G06F3/00 - G06F13/00
    • G06F2211/10Indexing scheme relating to G06F11/10

Similar Documents

Publication Publication Date Title
Ye et al. Osiris: A Low-Cost Mechanism to Enable Restoration of Secure Non-Volatile Memories.
US11323242B2 (en) System, secure processor and method for restoration of a secure persistent memory
Awad et al. Triad-nvm: Persistency for integrity-protected and encrypted non-volatile memories
EP3758287B1 (en) Deterministic encryption key rotation
Saileshwar et al. Synergy: Rethinking secure-memory design for error-correcting memories
Zubair et al. Anubis: ultra-low overhead and recovery time for secure non-volatile memories
Juffinger et al. CSI: Rowhammer–Cryptographic security and integrity against rowhammer
US10761928B2 (en) Combined secure mac and device correction using encrypted parity with multi-key domains
US10802910B2 (en) System for identifying and correcting data errors
Saxena et al. Pt-guard: Integrity-protected page tables to defend against breakthrough rowhammer attacks
US11714725B2 (en) System and method for ultra-low overhead and recovery time for secure non-volatile memories
Alwadi et al. Phoenix: Towards ultra-low overhead, recoverable, and persistently secure nvm
Ye et al. Towards low-cost mechanisms to enable restoration of encrypted non-volatile memories
Swami et al. ARSENAL: Architecture for secure non-volatile memories
Awad et al. Persistently-secure processors: Challenges and opportunities for securing non-volatile memories
Zubair et al. Soteria: Towards resilient integrity-protected and encrypted non-volatile memories
Chen et al. Cachetree: Reducing integrity verification overhead of secure nonvolatile memories
Huang et al. Ivec: off-chip memory integrity protection for both security and reliability
Lei et al. SecNVM: An efficient and write-friendly metadata crash consistency scheme for secure NVM
Huang et al. Root crash consistency of SGX-style integrity trees in secure non-volatile memory systems
Yitbarek et al. Reducing the overhead of authenticated memory encryption using delta encoding and ECC memory
Lamster et al. Voodoo: Memory Tagging, Authenticated Encryption, and Error Correction through {MAGIC}
Zubair et al. RC-NVM: Recovery-aware reliability-security co-design for non-volatile memories
Alwadi et al. Phoenix: Towards persistently secure, recoverable, and nvm friendly tree of counters
US20240311234A1 (en) Secure error correcting code (ecc) trust execution environment (tee) configuration metadata encoding
点击 这是indexloc提供的php浏览器服务,不要输入任何密码和下载