Juretus et al., 2020 - Google Patents
Synthesis of hidden state transitions for sequential logic lockingJuretus et al., 2020
View PDF- Document ID
- 13822955340394236872
- Author
- Juretus K
- Savidis I
- Publication year
- Publication venue
- IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
External Links
Snippet
Oracle guided attacks, such as the satisfiability attack, are a significant concern when obfuscating an integrated circuit (IC). Partitioned finite state machine (FSM) based sequential logic locking techniques are much more resilient to oracle guided attacks due to …
- 230000002194 synthesizing 0 title description 9
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
- G06F21/70—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer
- G06F21/71—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure computing or processing of information
- G06F21/75—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure computing or processing of information by inhibiting the analysis of circuitry or operation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
- G06F21/70—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer
- G06F21/71—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure computing or processing of information
- G06F21/74—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure computing or processing of information operating in dual or compartmented mode, i.e. at least one secure mode
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Hu et al. | An overview of hardware security and trust: Threats, countermeasures, and design tools | |
| Chakraborty et al. | Keynote: A disquisition on logic locking | |
| Yang et al. | Stripped functionality logic locking with hamming distance-based restore unit (SFLL-hd)–unlocked | |
| Sengupta et al. | Truly stripping functionality for logic locking: A fault-based perspective | |
| Dofe et al. | Novel dynamic state-deflection method for gate-level design obfuscation | |
| Meade et al. | Revisit sequential logic obfuscation: Attacks and defenses | |
| Plaza et al. | Solving the third-shift problem in IC piracy with test-aware logic locking | |
| Rostami et al. | A primer on hardware security: Models, methods, and metrics | |
| Juretus et al. | Synthesis of hidden state transitions for sequential logic locking | |
| Chakraborty et al. | SAIL: Analyzing structural artifacts of logic locking using machine learning | |
| CN110851846B (en) | Logic encryption method based on circuit key node | |
| Plaza et al. | Protecting integrated circuits from piracy with test-aware logic locking | |
| Alaql et al. | SARO: Scalable attack-resistant logic locking | |
| El Massad et al. | The SAT attack on IC camouflaging: Impact and potential countermeasures | |
| Juretus et al. | Time domain sequential locking for increased security | |
| Juretus et al. | Increased output corruption and structural attack resilience for SAT attack secure logic locking | |
| Rahman et al. | Practical Implementation of robust state-space obfuscation for hardware IP protection | |
| Das et al. | PSC-watermark: Power side channel based IP watermarking using clock gates | |
| Chhotaray et al. | Hardening circuit-design ip against reverse-engineering attacks | |
| Patnaik et al. | Hide and seek: Seeking the (un)-hidden key in provably-secure logic locking techniques | |
| Hu et al. | SANSCrypt: A sporadic-authentication-based sequential logic encryption scheme | |
| Hu et al. | On the security of sequential logic locking against oracle-guided attacks | |
| Meade et al. | IP protection through gate-level netlist security enhancement | |
| John et al. | Sat based partial attack on compound logic locking | |
| Chakraborty et al. | Evaluating the security of delay-locked circuits |