Salomao et al., 1998 - Google Patents

Hipcrypto: A high-performance VLSI cryptographic chip

Salomao et al., 1998

Document ID: 13088299326778169431
Author: Salomao S; Alves V; et al.
Publication year: 1998
Publication venue: Proceedings Eleventh Annual IEEE International ASIC Conference (Cat. No. 98TH8372)

External Links

Cited by

Snippet

Data security is an important issue in today's computer networks. This paper presents the HiPCrypto chip, which implements the IDEA cryptographic algorithm. HiPCrypto is oriented towards computer network applications demanding high throughput. Its architecture exploits …

Continue reading at ieeexplore.ieee.org (other versions)

230000002123 temporal effect 0 abstract 1

Classifications

- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L63/00—Network architectures or network communication protocols for network security
- H04L63/04—Network architectures or network communication protocols for network security for providing a confidential data exchange among entities communicating through data packet networks
- H04L63/0428—Network architectures or network communication protocols for network security for providing a confidential data exchange among entities communicating through data packet networks wherein the data content is protected, e.g. by encrypting or encapsulating the payload
- H04L63/0485—Networking architectures for enhanced packet encryption processing, e.g. offloading of IPsec packet processing or efficient security association look-up
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L9/00—Cryptographic mechanisms or cryptographic arrangements for secret or secure communication
- H04L9/06—Cryptographic mechanisms or cryptographic arrangements for secret or secure communication the encryption apparatus using shift registers or memories for block-wise or stream coding, e.g. DES systems or RC4; Hash functions; Pseudorandom sequence generators
- H04L9/0618—Block ciphers, i.e. encrypting groups of characters of a plain text message using fixed encryption transformation
- H04L9/0637—Modes of operation, e.g. cipher block chaining [CBC], electronic codebook [ECB] or Galois/counter mode [GCM]
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L9/00—Cryptographic mechanisms or cryptographic arrangements for secret or secure communication
- H04L9/06—Cryptographic mechanisms or cryptographic arrangements for secret or secure communication the encryption apparatus using shift registers or memories for block-wise or stream coding, e.g. DES systems or RC4; Hash functions; Pseudorandom sequence generators
- H04L9/0618—Block ciphers, i.e. encrypting groups of characters of a plain text message using fixed encryption transformation
- H04L9/0631—Substitution permutation network [SPN], i.e. cipher composed of a number of stages or rounds each involving linear and nonlinear transformations, e.g. AES algorithms
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L2209/00—Additional information or applications relating to cryptographic mechanisms or cryptographic arrangements for secret or secure communication H04L9/00
- H04L2209/12—Details relating to cryptographic hardware or logic circuitry
- H04L2209/125—Parallelization or pipelining, e.g. for accelerating processing of cryptographic operations
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L9/00—Cryptographic mechanisms or cryptographic arrangements for secret or secure communication
- H04L9/06—Cryptographic mechanisms or cryptographic arrangements for secret or secure communication the encryption apparatus using shift registers or memories for block-wise or stream coding, e.g. DES systems or RC4; Hash functions; Pseudorandom sequence generators
- H04L9/065—Encryption by serially and continuously modifying data stream elements, e.g. stream cipher systems, RC4, SEAL or A5/3
- H04L9/0656—Pseudorandom key sequence combined element-for-element with data sequence, e.g. one-time-pad [OTP] or Vernam's cipher
- H04L9/0662—Pseudorandom key sequence combined element-for-element with data sequence, e.g. one-time-pad [OTP] or Vernam's cipher with particular pseudorandom sequence generator
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/54—Store-and-forward switching systems
- H04L12/56—Packet switching systems
- H04L12/5601—Transfer mode dependent, e.g. ATM
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L69/00—Application independent communication protocol aspects or techniques in packet data networks
- H04L69/12—Protocol engines, e.g. VLSIs or transputers
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L69/00—Application independent communication protocol aspects or techniques in packet data networks
- H04L69/22—Header parsing or analysis
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/28—Data switching networks characterised by path configuration, e.g. local area networks [LAN], wide area networks [WAN]
- H04L12/40—Bus networks
- H04L12/40052—High-speed IEEE 1394 serial bus
- H04L12/40104—Security; Encryption; Content protection
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for programme control, e.g. control unit
- G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
- G06F9/30—Arrangements for executing machine-instructions, e.g. instruction decode

Similar Documents

Publication	Publication Date	Title
Mangard et al.	2003	A highly regular and scalable AES hardware architecture
Kuo et al.	2001	Architectural optimization for a 1.82 Gbits/sec VLSI implementation of the AES Rijndael algorithm
US5329623A (en)	1994-07-12	Apparatus for providing cryptographic support in a network
EP1192782B1 (en)	2007-09-05	Classification engine in a cryptography acceleration chip
EP2356771B1 (en)	2018-05-30	Low latency block cipher
US7532727B2 (en)	2009-05-12	Hardware-based encryption/decryption employing dual ported key storage
US7213148B2 (en)	2007-05-01	Apparatus and method for a hash processing system using integrated message digest and secure hash architectures
Samir et al.	2019	ASIC and FPGA comparative study for IoT lightweight hardware security algorithms
Ting et al.	2002	An FPGA based SHA-256 processor
US12010209B2 (en)	2024-06-11	Memory-efficient hardware cryptographic engine
US7653196B2 (en)	2010-01-26	Apparatus and method for performing RC4 ciphering
Chodowiec et al.	2001	Experimental testing of the gigabit IPSec-Compliant implementations of Rijndael and triple DES using SLAAC-1V FPGA accelerator board
Guürkaynak et al.	2004	A 2 Gb/s balanced AES crypto-chip implementation
US6549622B1 (en)	2003-04-15	System and method for a fast hardware implementation of RC4
Salomao et al.	1998	Hipcrypto: A high-performance VLSI cryptographic chip
Tay et al.	2014	Compact and low power aes block cipher using lightweight key expansion mechanism and optimal number of s-boxes
Kim et al.	2003	A 2.3 Gb/s fully integrated and synthesizable AES Rijndael core
US6873707B1 (en)	2005-03-29	Hardware-based encryption/decryption employing cycle stealing
US7403615B2 (en)	2008-07-22	Methods and apparatus for accelerating ARC4 processing
Cheung et al.	2002	Implementation of an FPGA based accelerator for virtual private networks
Feghali et al.	2002	Security: Adding Protection to the Network via the Network Processor.
Hasegawa et al.	2005	An adaptive cryptographic accelerator for IPsec on dynamically reconfigurable processor
Daoud et al.	2019	High-level synthesis optimization of aes-128/192/256 encryption algorithms
Parikh et al.	2007	Performance evaluation of AES algorithm on various development platforms
Papadopoulos et al.	2023	FPGA-Based Encryption System for Cloud Security