Talegaonkar, 2016 - Google Patents
Design of energy efficient high speed I/O interfacesTalegaonkar, 2016
View PDF- Document ID
- 12464120902381803031
- Author
- Talegaonkar M
- Publication year
External Links
Snippet
Energy efficiency has become a key performance metric for wireline high speed I/O interfaces. Consequently, design of low power I/O interfaces has garnered large interest that has mostly been focused on active power reduction techniques at peak data rate. In practice …
- 229910004682 ON-OFF 0 abstract description 99
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; Arrangements for supplying electrical power along data transmission lines
- H04L25/03—Shaping networks in transmitter or receiver, e.g. adaptive shaping networks ; Receiver end arrangements for processing baseband signals
- H04L25/03006—Arrangements for removing intersymbol interference
- H04L25/03012—Arrangements for removing intersymbol interference operating in the time domain
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
- H03L7/093—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal using special filtering or amplification characteristics in the loop
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/099—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
- H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
- G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
- G06F1/10—Distribution of clock signals, e.g. skew
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating pulses not covered by one of the other main groups in this subclass
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Krupnik et al. | 112-Gb/s PAM4 ADC-based SERDES receiver with resonant AFE for long-reach channels | |
| Depaoli et al. | A 64 Gb/s low-power transceiver for short-reach PAM-4 electrical links in 28-nm FDSOI CMOS | |
| US9209966B1 (en) | Clock recovery circuit | |
| Hanumolu et al. | A wide-tracking range clock and data recovery circuit | |
| US10284395B2 (en) | Time-based decision feedback equalization | |
| Gangasani et al. | A 32 Gb/s backplane transceiver with on-chip AC-coupling and low latency CDR in 32 nm SOI CMOS technology | |
| Saxena et al. | A 2.8 mW/Gb/s, 14 Gb/s serial link transceiver | |
| Hou et al. | A 56-Gb/s 8-mW PAM4 CDR/DMUX with high jitter tolerance | |
| Wei et al. | A 10-Gb/s/ch, 0.6-pj/bit/mm power scalable rapid-on/off transceiver for on-chip energy proportional interconnects | |
| Shekhar et al. | A low-power bidirectional link with a direct data-sequencing blind oversampling CDR | |
| Souliotis et al. | Phase interpolator with improved linearity | |
| Saxena et al. | A 2.8 mW/Gb/s 14Gb/s serial link transceiver in 65nm CMOS | |
| Casper | Clocking wireline systems: An overview of wireline design techniques | |
| Lee | An estimation approach to clock and data recovery | |
| Gotoh et al. | A 2B parallel 1.25 Gb/s interconnect I/O interface with self-configurable link and plesiochronous clocking | |
| Talegaonkar et al. | An 8 Gb/s–64 Mb/s, 2.3–4.2 mW/Gb/s burst-mode transmitter in 90 nm CMOS | |
| Talegaonkar | Design of energy efficient high speed I/O interfaces | |
| Lim et al. | 10.4 A 5.8 Gb/s adaptive integrating duobinary-based DFE receiver for multi-drop memory interface | |
| Tu et al. | A power-saving adaptive equalizer with a digital-controlled self-slope detection | |
| Sim et al. | A CMOS transceiver for DRAM bus system with a demultiplexed equalization scheme | |
| CN118020272A (en) | Hybrid serial receiver circuit | |
| Byun et al. | 1–5.6 Gb/s CMOS clock and data recovery IC with a static phase offset compensated linear phase detector | |
| Song et al. | A 32-Gb/s dual-mode transceiver with one-tap FIR and Two-tap IIR RX only equalization in 65-nm CMOS technology | |
| Choi | Design of energy-efficient high-speed wireline transceiver | |
| Song et al. | A $4\times 5$-Gb/s 1.12-$\mu\text {s} $ Locking Time Reference-Less Receiver With Asynchronous Sampling-Based Frequency Acquisition and Clock Shared Subchannels |