He et al., 2024 - Google Patents
Low-latency DAE: A Configurable Lightweight Hybrid Data and Address Encryption Engine for IoT Real-time NVM ProtectionHe et al., 2024
- Document ID
- 12167694272868274146
- Author
- He X
- Du L
- Du Y
- Publication year
- Publication venue
- IEEE Internet of Things Journal
External Links
Snippet
In Internet of Things (IoT) real-time systems and edge computing applications, memory encryption engines (MEEs) are used for real-time memory encryption to protect program code and sensitive data in nonvolatile memories (NVMs) and mitigate some side-channel …
- 230000015654 memory 0 abstract description 77
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
- G06F21/70—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer
- G06F21/71—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure computing or processing of information
- G06F21/77—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure computing or processing of information in smart cards
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L9/00—Cryptographic mechanisms or cryptographic arrangements for secret or secure communication
- H04L9/06—Cryptographic mechanisms or cryptographic arrangements for secret or secure communication the encryption apparatus using shift registers or memories for block-wise or stream coding, e.g. DES systems or RC4; Hash functions; Pseudorandom sequence generators
- H04L9/0618—Block ciphers, i.e. encrypting groups of characters of a plain text message using fixed encryption transformation
- H04L9/0631—Substitution permutation network [SPN], i.e. cipher composed of a number of stages or rounds each involving linear and nonlinear transformations, e.g. AES algorithms
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F2207/72—Indexing scheme relating to groups G06F7/72 - G06F7/729
- G06F2207/7219—Countermeasures against side channel or fault attacks
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L9/00—Cryptographic mechanisms or cryptographic arrangements for secret or secure communication
- H04L9/08—Key distribution or management, e.g. generation, sharing or updating, of cryptographic keys or passwords
- H04L9/0816—Key establishment, i.e. cryptographic processes or cryptographic protocols whereby a shared secret becomes available to two or more parties, for subsequent use
- H04L9/0819—Key transport or distribution, i.e. key establishment techniques where one party creates or otherwise obtains a secret value, and securely transfers it to the other(s)
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/14—Protection against unauthorised use of memory or access to memory
- G06F12/1408—Protection against unauthorised use of memory or access to memory by using cryptography
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L2209/00—Additional information or applications relating to cryptographic mechanisms or cryptographic arrangements for secret or secure communication H04L9/00
- H04L2209/12—Details relating to cryptographic hardware or logic circuitry
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
- G06F21/60—Protecting data
- G06F21/62—Protecting access to data via a platform, e.g. using keys or access control rules
- G06F21/6218—Protecting access to data via a platform, e.g. using keys or access control rules to a system of files or objects, e.g. local or distributed file system or database
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L9/00—Cryptographic mechanisms or cryptographic arrangements for secret or secure communication
- H04L9/08—Key distribution or management, e.g. generation, sharing or updating, of cryptographic keys or passwords
- H04L9/0894—Escrow, recovery or storing of secret information, e.g. secret key escrow or cryptographic key storage
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/58—Random or pseudo-random number generators
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L9/00—Cryptographic mechanisms or cryptographic arrangements for secret or secure communication
- H04L9/002—Countermeasures against attacks on cryptographic mechanisms
- H04L9/003—Countermeasures against attacks on cryptographic mechanisms for power analysis, e.g. differential power analysis [DPA] or simple power analysis [SPA]
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L2209/00—Additional information or applications relating to cryptographic mechanisms or cryptographic arrangements for secret or secure communication H04L9/00
- H04L2209/08—Randomization, e.g. dummy operations or using noise
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L2209/00—Additional information or applications relating to cryptographic mechanisms or cryptographic arrangements for secret or secure communication H04L9/00
- H04L2209/04—Masking or blinding
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2221/00—Indexing scheme relating to security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
- G06F2221/21—Indexing scheme relating to G06F21/00 and subgroups addressing additional information or applications relating to security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP7107670B2 (en) | System and method for generating cryptographic round keys with a bit mixer | |
| US8301905B2 (en) | System and method for encrypting data | |
| EP1398901B1 (en) | Feistel type encryption method and apparatus protected against DPA attacks | |
| Xie et al. | Securing emerging nonvolatile main memory with fast and energy-efficient AES in-memory implementation | |
| US20100098244A1 (en) | System and method for stream/block cipher with internal random states | |
| Reis et al. | Imcrypto: An in-memory computing fabric for aes encryption and decryption | |
| AU773982B2 (en) | Method for making data processing resistant to extraction of data by analysis of unintended side-channel signals | |
| US8583944B1 (en) | Method and integrated circuit for secure encryption and decryption | |
| US9602281B2 (en) | Parallelizable cipher construction | |
| Zhang et al. | Sealer: In-sram aes for high-performance and low-overhead memory encryption | |
| Aamir et al. | ChaCha20-in-Memory for Side-Channel Resistance in IoT Edge-Node Devices | |
| US11914870B2 (en) | Side-channel-attack-resistant memory access on embedded central processing units | |
| Shao et al. | IMCE: an in-memory computing and encrypting hardware architecture for robust edge security | |
| Liu et al. | An energy-efficient encryption mechanism for NVM-based main memory in mobile systems | |
| He et al. | Low-latency DAE: A Configurable Lightweight Hybrid Data and Address Encryption Engine for IoT Real-time NVM Protection | |
| Wang et al. | A new secure scan design with PUF-based key for authentication | |
| Ege et al. | Memory encryption for smart cards | |
| US20230379140A1 (en) | Circuits and systems for programmable in-memory encryption/decryption fabric including ra/cam arrays for parallel processing of operations | |
| He et al. | Low-latency PAE: Permutation-based address encryption hardware engine for IoT real-time memory protection | |
| Swayamprakash et al. | Design of Advanced Encryption Standard using Verilog HDL | |
| Shi et al. | Secure and Efficient White-box Encryption Scheme for Data Protection against Shared Cache Attacks in Cloud Computing | |
| Yang et al. | The smallest ARIA module with 16-bit architecture | |
| Shiba et al. | Cubicle: A family of space‐hard ciphers for IoT | |
| TWI895618B (en) | Cipher device and cipher method thereof | |
| US20240007283A1 (en) | Cryptographic device using transposition function and/or mapping function and cryptographic method thereof |