Chaves et al., 2008 - Google Patents

Cost-efficient SHA hardware accelerators

Chaves et al., 2008

Document ID: 11607862284984136167
Author: Chaves R; Kuzmanov G; Sousa L; Vassiliadis S
Publication year: 2008
Publication venue: IEEE transactions on very large scale integration (VLSI) Systems

External Links

Cited by

Snippet

This paper presents a new set of techniques for hardware implementations of secure hash algorithm (SHA) hash functions. These techniques consist mostly in operation rescheduling and hardware reutilization, therefore, significantly decreasing the critical path and required …

Continue reading at www.academia.edu (PDF) (other versions)

238000004422 calculation algorithm 0 abstract description 30

Classifications

- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/60—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers
- G06F7/72—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers using residue arithmetic
- G06F7/724—Finite field arithmetic
- G06F7/726—Inversion; Reciprocal calculation; Division of elements of a finite field
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for programme control, e.g. control unit
- G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
- G06F9/30—Arrangements for executing machine-instructions, e.g. instruction decode
- G06F9/30003—Arrangements for executing specific machine instructions
- G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F2207/38—Indexing scheme relating to groups G06F7/38 - G06F7/575
- G06F2207/3804—Details
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
- G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L9/00—Cryptographic mechanisms or cryptographic arrangements for secret or secure communication
- H04L9/06—Cryptographic mechanisms or cryptographic arrangements for secret or secure communication the encryption apparatus using shift registers or memories for block-wise or stream coding, e.g. DES systems or RC4; Hash functions; Pseudorandom sequence generators
- H04L9/0618—Block ciphers, i.e. encrypting groups of characters of a plain text message using fixed encryption transformation
- H04L9/0637—Modes of operation, e.g. cipher block chaining [CBC], electronic codebook [ECB] or Galois/counter mode [GCM]
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L2209/00—Additional information or applications relating to cryptographic mechanisms or cryptographic arrangements for secret or secure communication H04L9/00
- H04L2209/12—Details relating to cryptographic hardware or logic circuitry
- H04L2209/125—Parallelization or pipelining, e.g. for accelerating processing of cryptographic operations
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L9/00—Cryptographic mechanisms or cryptographic arrangements for secret or secure communication
- H04L9/06—Cryptographic mechanisms or cryptographic arrangements for secret or secure communication the encryption apparatus using shift registers or memories for block-wise or stream coding, e.g. DES systems or RC4; Hash functions; Pseudorandom sequence generators
- H04L9/0643—Hash functions, e.g. MD5, SHA, HMAC or f9 MAC
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/76—Arrangements for rearranging, permuting or selecting data according to predetermined rules, independently of the content of the data
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/58—Random or pseudo-random number generators

Similar Documents

Publication	Publication Date	Title
Chaves et al.	2008	Cost-efficient SHA hardware accelerators
Satoh et al.	2007	ASIC-hardware-focused comparison for hash functions MD5, RIPEMD-160, and SHS
Koziel et al.	2020	SIKE’d up: Fast hardware architectures for supersingular isogeny key encapsulation
Chaves et al.	2006	Improving SHA-2 hardware implementations
Elbirt et al.	2005	An instruction-level distributed processor for symmetric-key cryptography
US8411853B2 (en)	2013-04-02	Alternate galois field advanced encryption standard round
US20020066014A1 (en)	2002-05-30	Message digest hardware accelerator
Algredo-Badillo et al.	2013	FPGA-based implementation alternatives for the inner loop of the Secure Hash Algorithm SHA-256
Rote et al.	2015	High performance SHA-2 core using the round pipelined technique
Elkhatib et al.	2022	Accelerated RISC-V for post-quantum SIKE
Drimer et al.	2010	DSPs, BRAMs, and a pinch of logic: Extended recipes for AES on FPGAs
Banik et al.	2019	Compact circuits for combined AES encryption/decryption
Gowthaman et al.	2015	Performance study of enhanced SHA-256 algorithm
Hirner et al.	2024	Proteus: A pipelined ntt architecture generator
Michail et al.	2014	On the development of high-throughput and area-efficient multi-mode cryptographic hash designs in FPGAs
Akin et al.	2010	Efficient hardware implementations of high throughput SHA-3 candidates keccak, luffa and blue midnight wish for single-and multi-message hashing
Sideris et al.	2024	Hardware acceleration design of the SHA-3 for high throughput and low area on FPGA
Chaves et al.	2016	Secure hashing: Sha-1, sha-2, and sha-3
EP4569404A1 (en)	2025-06-18	Hardware-based galois multiplication
Koziel et al.	2019	SIKE'd Up: Fast and Secure Hardware Architectures for Supersingular Isogeny Key Encapsulation
Elbirt	2002	Reconfigurable computing for symmetric-key algorithms
Pyrgas et al.	2019	A very compact architecture of CLEFIA block cipher for secure IoT systems
Li et al.	2019	High-throughput and area-efficient fully-pipelined hashing cores using BRAM in FPGA
Bahadori et al.	2021	FPGA implementations of 256-Bit SNOW stream ciphers for postquantum mobile security
El-Hadedy et al.	2019	Reco-Pi: a reconfigurable cryptoprocessor for π-cipher