Satish et al., 2021 - Google Patents

Comparative performance analysis of routing topology for noc architecture

Satish et al., 2021

Document ID: 11501924354309007196
Author: Satish E; Ramachandra A
Publication year: 2021
Publication venue: Emerging Research in Computing, Information, Communication and Applications: ERCICA 2020, Volume 2

External Links

Cited by

Snippet

The network on chip (NoC) has become a good idea to improve the network communication in multi-core processing structures for the complex chip system (SoC). Unlike the bus-based system, NoC integrates hundreds or thousands of intellectual properties (IP) such as …

Continue reading at link.springer.com (other versions)

Classifications

- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L45/00—Routing or path finding of packets in data switching networks
- H04L45/04—Interdomain routing, e.g. hierarchical routing
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L45/00—Routing or path finding of packets in data switching networks
- H04L45/06—Deflection routing, e.g. hot-potato routing
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/28—Data switching networks characterised by path configuration, e.g. local area networks [LAN], wide area networks [WAN]
- H04L12/46—Interconnection of networks
- H04L12/4604—LAN interconnection over a backbone network, e.g. Internet, Frame Relay
- H04L12/462—LAN interconnection over a bridge based backbone
- H04L12/4625—Single bridge functionality, e.g. connection of two networks over a single bridge
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/25—Routing or path finding through a switch fabric
- H04L49/253—Connections establishment or release between ports
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a programme unit and a register, e.g. for a simultaneous processing of several programmes
- G06F15/163—Interprocessor communication
- G06F15/173—Interprocessor communication using an interconnection network, e.g. matrix, shuffle, pyramid, star, snowflake
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L45/00—Routing or path finding of packets in data switching networks
- H04L45/12—Shortest path evaluation
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/10—Switching fabric construction
- H04L49/109—Switching fabric construction integrated on microchip, e.g. switch-on-chip
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/54—Store-and-forward switching systems
- H04L12/56—Packet switching systems
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L45/00—Routing or path finding of packets in data switching networks
- H04L45/02—Topology update or discovery
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L45/00—Routing or path finding of packets in data switching networks
- H04L45/60—Router architecture
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L45/00—Routing or path finding of packets in data switching networks
- H04L45/30—Special provisions for routing multiclass traffic
- H04L45/302—Route determination based on requested QoS
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/30—Peripheral units, e.g. input or output ports
- H04L49/3009—Header conversion, routing tables or routing tags
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L45/00—Routing or path finding of packets in data switching networks
- H04L45/38—Flow based routing
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L47/00—Traffic regulation in packet switching networks
- H04L47/10—Flow control or congestion control
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/76—Architectures of general purpose stored programme computers
- G06F15/78—Architectures of general purpose stored programme computers comprising a single central processing unit
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L67/00—Network-specific arrangements or communication protocols supporting networked applications
- H04L67/10—Network-specific arrangements or communication protocols supporting networked applications in which an application is distributed across nodes in the network
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for programme control, e.g. control unit
- G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
- G06F9/46—Multiprogramming arrangements

Similar Documents

Publication	Publication Date	Title
Dehyadgari et al.	2005	Evaluation of pseudo adaptive XY routing using an object oriented model for NOC
CN103580890B (en)	2018-08-28	A kind of reconfigurable on-chip network structure and its configuration method
Bartic et al.	2005	Topology adaptive network-on-chip design and implementation
CN101834789B (en)	2012-11-21	Packet-circuit exchanging on-chip router oriented rollback steering routing algorithm and router used thereby
Ebrahimi et al.	2013	Fuzzy-based adaptive routing algorithm for networks-on-chip
Nalci et al.	2021	ILP formulation and heuristic method for energy-aware application mapping on 3D-NoCs
Wang et al.	2021	Flexible and efficient QoS provisioning in AXI4-based network-on-chip architecture
Furhad et al.	2014	A shortly connected mesh topology for high performance and energy efficient network-on-chip architectures
Gaffour et al.	2023	A new congestion-aware routing algorithm in network-on-chip: 2D and 3D comparison
Parandkar et al.	2012	Performance comparison of XY, OE and DY Ad routing algorithm by load variation analysis of 2-dimensional mesh topology based network-on-chip
Mohan et al.	2016	Design and evaluation of 3D NoC routers with quality-of-service (QoS) mechanism for multi-core systems
Umoh et al.	2019	BANM: A Distributed Network Manager Framework for Software Defined Network-On-Chip (SDNoC)
Cota et al.	2011	NoC basics
Satish et al.	2021	Comparative performance analysis of routing topology for noc architecture
Moudi et al.	2021	A survey on emerging issues in interconnection networks
Somasundaram	2019	Design of a virtual channel router architecture for low power on mesh-of-grid topology for network on Chip
Bourduas et al.	2007	Latency reduction of global traffic in wormhole-routed meshes using hierarchical rings for global routing
Johari et al.	2015	Master-based routing algorithm and communication-based cluster topology for 2D NoC
PERINBAM J	2015	Runtime buffer management to improve the performance in irregular Network-on-Chip architecture
Saadaoui et al.	2012	NOC: QOS METRICS MODELLING AND ANALYSIS BASED ON DYNAMIC ROUTING.
Lin et al.	2012	Power and latency efficient mechanism: a seamless bridge between buffered and bufferless routing in on-chip network
Sun et al.	2018	Minimally buffered router and deflection routing algorithm for 3D mesh NoC
Zulkefli et al.	2019	A efficacy of different buffer size on latency of network on chip (NoC)
Moadeli et al.	2008	Quarc: A novel network-on-chip architecture
Ingle et al.	2013	Mesh topology of NoC architecture using source routing algorithm