Sun et al., 2025 - Google Patents
Fast Jet Tagging with MLP-Mixers on FPGAsSun et al., 2025
View PDF- Document ID
- 10526149937001554314
- Author
- Sun C
- Ngadiuba J
- Pierini M
- Spiropulu M
- Publication year
- Publication venue
- arXiv preprint arXiv:2503.03103
External Links
Snippet
We explore the innovative use of MLP-Mixer models for real-time jet tagging and establish their feasibility on resource-constrained hardware like FPGAs. MLP-Mixers excel in processing sequences of jet constituents, achieving state-of-the-art performance on datasets …
- 239000002245 particle 0 abstract description 98
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5045—Circuit design
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/30—Information retrieval; Database structures therefor; File system structures therefor
- G06F17/30286—Information retrieval; Database structures therefor; File system structures therefor in structured data stores
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/10—Complex mathematical operations
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for programme control, e.g. control unit
- G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
- G06F9/46—Multiprogramming arrangements
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
- G06N99/00—Subject matter not provided for in other groups of this subclass
- G06N99/005—Learning machines, i.e. computer in which a programme is changed according to experience gained by the machine itself during a complete run
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/30—Monitoring
- G06F11/34—Recording or statistical evaluation of computer activity, e.g. of down time, of input/output operation; Recording or statistical evaluation of user activity, e.g. usability assessment
- G06F11/3457—Performance evaluation by simulation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F8/00—Arrangements for software engineering
- G06F8/40—Transformations of program code
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06K—RECOGNITION OF DATA; PRESENTATION OF DATA; RECORD CARRIERS; HANDLING RECORD CARRIERS
- G06K9/00—Methods or arrangements for reading or recognising printed or written characters or for recognising patterns, e.g. fingerprints
- G06K9/62—Methods or arrangements for recognition using electronic means
- G06K9/6217—Design or setup of recognition systems and techniques; Extraction of features in feature space; Clustering techniques; Blind source separation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06Q—DATA PROCESSING SYSTEMS OR METHODS, SPECIALLY ADAPTED FOR ADMINISTRATIVE, COMMERCIAL, FINANCIAL, MANAGERIAL, SUPERVISORY OR FORECASTING PURPOSES; SYSTEMS OR METHODS SPECIALLY ADAPTED FOR ADMINISTRATIVE, COMMERCIAL, FINANCIAL, MANAGERIAL, SUPERVISORY OR FORECASTING PURPOSES, NOT OTHERWISE PROVIDED FOR
- G06Q10/00—Administration; Management
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Howard et al. | Learning to simulate high energy particle collisions from unlabeled data | |
| Li et al. | Software defect prediction based on ensemble learning | |
| Nurvitadhi et al. | A sparse matrix vector multiply accelerator for support vector machine | |
| CN116057518A (en) | Automatic query predicate selective prediction using machine learning model | |
| Khoda et al. | Ultra-low latency recurrent neural network inference on FPGAs for physics applications with hls4ml | |
| Odagiu et al. | Ultrafast jet classification at the HL-LHC | |
| Sun et al. | Fast Jet Tagging with MLP-Mixers on FPGAs | |
| Fan et al. | Enabling fast uncertainty estimation: accelerating bayesian transformers via algorithmic and hardware optimizations | |
| Wojnar | Applying generative neural networks for fast simulations of the ALICE (CERN) experiment | |
| Rahimifar et al. | rule4ml: an open-source tool for resource utilization and latency estimation for ML models on FPGA | |
| Barbetti | The flash-simulation paradigm and its implementation based on Deep Generative Models for the LHCb experiment at CERN | |
| Fang et al. | NetTAG: A Multimodal RTL-and-Layout-Aligned Netlist Foundation Model via Text-Attributed Graph | |
| Que et al. | Low latency variational autoencoder on fpgas | |
| Ospanov et al. | Development of a resource-efficient FPGA-based neural network regression model for the ATLAS muon trigger upgrades | |
| Sun et al. | arXiv: Fast Jet Tagging with MLP-Mixers on FPGAs | |
| Nguyen et al. | Fully parallel implementation of digital memcomputing on FPGA | |
| Proust et al. | STEP: SuperToken and Early-Pruning for efficient semantic segmentation | |
| Ruiz et al. | Real time plasma disruptions detection in JET implemented with the ITMS platform using FPGA based IDAQ | |
| Baldi et al. | Reliable edge machine learning hardware for scientific applications | |
| Anuradha et al. | Efficient workload characterization technique for heterogeneous processors | |
| Borella et al. | Ultra-low latency quantum-inspired machine learning predictors implemented on FPGA | |
| Fraser et al. | FPGA implementations of kernel normalised least mean squares processors | |
| Genitrini et al. | Unlabelled ordered DAGs and labelled DAGs: constructive enumeration and uniform random sampling. | |
| Saito et al. | Emulation of the calculations of final r-process abundance patterns with a neural network | |
| Giasemis et al. | Comparative analysis of FPGA and GPU performance for machine learning-based track reconstruction at LHCb |