Kostalabros et al., 2021 - Google Patents
Hls-based hw/sw co-design of the post-quantum classic mceliece cryptosystemKostalabros et al., 2021
View PDF- Document ID
- 10179332882779493935
- Author
- Kostalabros V
- Ribes-González J
- Farràs O
- Moretó M
- Hernandez C
- Publication year
- Publication venue
- 2021 31st International Conference on Field-Programmable Logic and Applications (FPL)
External Links
Snippet
While quantum computers are rapidly becoming more powerful, the current cryptographic infrastructure is imminently threatened. In a preventive manner, the US National Institute of Standards and Technology (NIST) has initiated a process to evaluate quantum-resistant …
- 230000001133 acceleration 0 abstract description 31
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for programme control, e.g. control unit
- G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
- G06F9/46—Multiprogramming arrangements
- G06F9/50—Allocation of resources, e.g. of the central processing unit [CPU]
- G06F9/5061—Partitioning or combining of resources
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for programme control, e.g. control unit
- G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
- G06F9/30—Arrangements for executing machine-instructions, e.g. instruction decode
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/76—Architectures of general purpose stored programme computers
- G06F15/78—Architectures of general purpose stored programme computers comprising a single central processing unit
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a programme unit and a register, e.g. for a simultaneous processing of several programmes
- G06F15/163—Interprocessor communication
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
- G06F21/70—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer
- G06F21/71—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure computing or processing of information
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
- G06F21/50—Monitoring users, programs or devices to maintain the integrity of platforms, e.g. of processors, firmware or operating systems
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F2207/72—Indexing scheme relating to groups G06F7/72 - G06F7/729
- G06F2207/7219—Countermeasures against side channel or fault attacks
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F8/00—Arrangements for software engineering
- G06F8/40—Transformations of program code
- G06F8/41—Compilation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2221/00—Indexing scheme relating to security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Kostalabros et al. | Hls-based hw/sw co-design of the post-quantum classic mceliece cryptosystem | |
| Samardzic et al. | F1: A fast and programmable accelerator for fully homomorphic encryption | |
| Zhu et al. | LWRpro: An energy-efficient configurable crypto-processor for module-LWR | |
| Pan et al. | An efficient elliptic curve cryptography signature server with GPU acceleration | |
| Sion et al. | On the computational practicality of private information retrieval | |
| Geelen et al. | BASALISC: programmable hardware accelerator for BGV fully homomorphic encryption | |
| Mert et al. | Medha: Microcoded hardware accelerator for computing on encrypted data | |
| CN109479003B (en) | Processor, system, method and apparatus for secure elliptic curve cryptography instructions | |
| Pham et al. | A high-efficiency FPGA-based multimode SHA-2 accelerator | |
| Nejatollahi et al. | Domain-specific accelerators for ideal lattice-based public key protocols | |
| Geelen et al. | BASALISC: Flexible Asynchronous Hardware Accelerator for Fully Homomorphic Encryption. | |
| Azad et al. | RISE: RISC-V SoC for En/decryption acceleration on the edge for homomorphic encryption | |
| Bhagyanath et al. | Exploring the potential of instruction-level parallelism of exposed datapath architectures with buffered processing units | |
| Zhu et al. | A high-performance hardware implementation of Saber based on Karatsuba algorithm | |
| Lee et al. | SecureLoop: Design space exploration of secure DNN accelerators | |
| Cousins et al. | Trebuchet: Fully homomorphic encryption accelerator for deep computation | |
| Lee et al. | An efficient hardware/software co-design for falcon on low-end embedded systems | |
| Gouert et al. | Accelerated Encrypted Execution of General-Purpose Applications. | |
| Dhiman et al. | Homomorphic encryption library, framework, toolkit and accelerator: A review | |
| Gouert et al. | Arctyrex: Accelerated encrypted execution of general-purpose applications | |
| Huang et al. | Efficient privacy-preserving machine learning with lightweight trusted hardware | |
| Carril et al. | Hardware acceleration for high-volume operations of CRYSTALS-kyber and CRYSTALS-dilithium | |
| Bežanić et al. | Implementation of the RSA Algorithm on a DataFlow Architecture | |
| Jayashankar et al. | Cinnamon: A Framework for Scale-Out Encrypted AI | |
| Marshall et al. | SME: Scalable masking extensions |