Patil et al., 2010 - Google Patents
Spintronic logic gates for spintronic data using magnetic tunnel junctionsPatil et al., 2010
- Document ID
- 487685774527776479
- Author
- Patil S
- Lyle A
- Harms J
- Lilja D
- Wang J
- Publication year
- Publication venue
- 2010 IEEE International Conference on Computer Design
External Links
Snippet
The emerging field of spintronics is undergoing exciting developments with the advances recently seen in spintronic devices, such as magnetic tunnel junctions (MTJs). While they make excellent memory devices, recently they have also been used to accomplish logic …
- 230000005291 magnetic 0 title abstract description 13
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
- G11C11/16—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using elements in which the storage effect is based on magnetic spin effect
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
- G11C11/412—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger using field-effect transistors only
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
- G11C11/14—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using thin-film elements
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/56—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C19/00—Digital stores in which the information is moved stepwise, e.g. shift register stack stores, push-down stores
- G11C19/02—Digital stores in which the information is moved stepwise, e.g. shift register stack stores, push-down stores using magnetic elements
- G11C19/08—Digital stores in which the information is moved stepwise, e.g. shift register stack stores, push-down stores using magnetic elements using thin films in plane structure
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C15/00—Digital stores in which information comprising one or more characteristic parts is written into the store and in which information is read-out by searching for one or more of these characteristic parts, i.e. associative or content-addressed stores
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C14/00—Digital stores characterised by arrangements of cells having volatile and non-volatile storage properties for back-up when the power is down
- G11C14/0054—Digital stores characterised by arrangements of cells having volatile and non-volatile storage properties for back-up when the power is down in which the volatile element is a SRAM cell
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L43/00—Devices using galvano-magnetic or similar magnetic effects; Processes or apparatus peculiar to the manufacture or treatment thereof or of parts thereof
- H01L43/02—Details
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Guo et al. | Spintronics for energy-efficient computing: An overview and outlook | |
| Trinh et al. | Magnetic adder based on racetrack memory | |
| Kang et al. | In-memory processing paradigm for bitwise logic operations in STT–MRAM | |
| Fong et al. | Spin-transfer torque memories: Devices, circuits, and systems | |
| Roohi et al. | A tunable majority gate-based full adder using current-induced domain wall nanomagnets | |
| Prenat et al. | Beyond STT-MRAM, spin orbit torque RAM SOT-MRAM for high speed and high reliability applications | |
| Zhao et al. | High speed, high stability and low power sensing amplifier for MTJ/CMOS hybrid logic circuits | |
| Zand et al. | Energy-efficient nonvolatile reconfigurable logic using spin hall effect-based lookup tables | |
| Parveen et al. | HielM: Highly flexible in-memory computing using STT MRAM | |
| Zabihi et al. | Using spin-Hall MTJs to build an energy-efficient in-memory computation platform | |
| Deng et al. | Synchronous 8-bit non-volatile full-adder based on spin transfer torque magnetic tunnel junction | |
| He et al. | Exploring a SOT-MRAM based in-memory computing for data processing | |
| Angizi et al. | Rimpa: A new reconfigurable dual-mode in-memory processing architecture with spin hall effect-driven domain wall motion device | |
| Huang et al. | Magnetic domain-wall racetrack memory-based nonvolatile logic for low-power computing and fast run-time-reconfiguration | |
| Yu et al. | Energy efficient in-memory machine learning for data intensive image-processing by non-volatile domain-wall memory | |
| Patil et al. | Spintronic logic gates for spintronic data using magnetic tunnel junctions | |
| Wu et al. | MLiM: High-performance magnetic logic in-memory scheme with unipolar switching SOT-MRAM | |
| CN112767980A (en) | Spin orbit torque magnetic random storage unit, spin orbit torque magnetic random storage array and Hamming distance calculation method | |
| Rajaei | Single event double node upset tolerance in MOS/spintronic sequential and combinational logic circuits | |
| Zand et al. | Fundamentals, modeling, and application of magnetic tunnel junctions | |
| Zhao et al. | Racetrack memory based reconfigurable computing | |
| Angizi et al. | Energy efficient in-memory computing platform based on 4-terminal spin Hall effect-driven domain wall motion devices | |
| Parveen et al. | IMCS2: Novel device-to-architecture co-design for low-power in-memory computing platform using coterminous spin switch | |
| Morsali et al. | XOR-CiM: An efficient computing-in-SOT-MRAM design for binary neural network acceleration | |
| Fathollahi et al. | Ternary computing using a novel spintronic multi-operator logic-in-memory architecture |