+
Skip to content
View timksf's full-sized avatar
  • TU Darmstadt
  • Germany

Block or report timksf

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

A machine learning accelerator core designed for energy-efficient AI at the edge.

Emacs Lisp 1,410 137 Updated Oct 17, 2025

Board for modifying traffic on DP-aux. Specifically, board is made for correcting false information provided by the PSVR2 making it not work on PC. Except for DP-aux, it is a passive extension of U…

46 5 Updated Jun 22, 2024

DisplayPort IP-core

SystemVerilog 78 21 Updated Sep 18, 2025

DisplayPort Switch (Kicad)

29 4 Updated Jan 19, 2021

Converts GDSII files to STL files.

Python 50 29 Updated Apr 22, 2020

Portable HyperRAM controller

VHDL 60 13 Updated Dec 8, 2024

Bluespec 802.11a Transmitter

Bluespec 10 1 Updated Jul 17, 2014

Specula is a Dual-Issue, Out-of-Order RISC-V RV32I core featuring basic Dynamic Scheduling and Register Renaming. Designed for simulation (WIP)

Bluespec 2 Updated Sep 29, 2025

SRAM Wrappers for Bluespec SystemVerilog and SkyWater 130

Verilog 1 Updated Jun 17, 2025

A configurable SRAM generator

Rust 56 7 Updated Aug 19, 2025
Assembly 2 Updated Jun 21, 2025

Examples for AMD FPGAs

Tcl 7 Updated Jul 2, 2025

All Digital Phase-Locked Loop (ADPLL)

Verilog 20 5 Updated Jan 16, 2024

Open-source RTL logic simulator with CUDA acceleration

Rust 222 20 Updated Sep 30, 2025

Kiri is a visual tool designed for reviewing schematics and layouts of KiCad projects that are version-controlled with Git.

Shell 604 39 Updated Apr 15, 2025

Python implementation of H264

Python 56 14 Updated Nov 26, 2018

High throughput JPEG decoder in Verilog for FPGA

Verilog 243 47 Updated Mar 5, 2022

List of awesome open source hardware tools, generators, and reusable designs

Python 2,166 206 Updated Mar 10, 2025

Simple but explanatory python scripts of bpsk, qpsk, 16-qam and ofdm modulation

Python 3 1 Updated Jun 2, 2025

PCIe (1.0a to 2.0) Virtual Root Complex model for Verilog, with Endpoint capabilities

C 121 26 Updated Oct 16, 2025

Waveform Viewer Extension for VScode

TypeScript 280 11 Updated Oct 17, 2025

YPCB-00338-1P1 Hack

Tcl 70 25 Updated Jan 1, 2025

ADF4158 + HMC391 PCB for 10 GHz FMCW radar LO

Makefile 22 5 Updated Sep 4, 2025

A toy neural network accelerator

Rust 7 Updated Mar 12, 2025

CMake modules for building Bluespec targets

CMake 6 1 Updated Aug 6, 2025

This project aims to explore and compare different Kalman filter architectures and their performance on FPGA platforms. The focus is on two main applications: IMU sensor fusion for quadcopters and …

VHDL 19 5 Updated Sep 18, 2025
Next
点击 这是indexloc提供的php浏览器服务,不要输入任何密码和下载