+
Skip to content
View timewh's full-sized avatar
🌴
On vacation
🌴
On vacation

Block or report timewh

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

EDK II

C 5,488 2,896 Updated Oct 14, 2025

LoginDemo about git test.

C 3 14 Updated May 2, 2018

Docker image for Petalinux 2024.2

Dockerfile 3 1 Updated Feb 6, 2025

Books for PCIe and NVMe

1 1 Updated Aug 27, 2023

AXI4 Transactor and Bus Functional Model

VHDL 4 1 Updated Jul 17, 2014

AMBA bus generator including AXI4, AXI3, AHB, and APB

C 224 57 Updated Jul 16, 2023

Multi-GPU CUDA stress test

C++ 1,944 358 Updated Aug 20, 2024

PCIe Device Emulation in QEMU

C 81 25 Updated Mar 28, 2023

PCI_Express总线经典书籍

67 47 Updated May 13, 2022

LitePCIe PTM support / test repo.

Python 8 2 Updated Oct 15, 2024

On-chip logic analyzer for FPGAs

C 4 2 Updated Nov 27, 2017

Fork of OpenVeriFla - FPGA debugging logic analyzer to use with your designs - examples (so far) for ice40/IceStorm

Verilog 34 5 Updated Oct 15, 2018

单片机APP程序

C++ 516 166 Updated Mar 25, 2021

24 channel, 100Msps logic analyzer hardware and software

Python 4,312 456 Updated Aug 31, 2025

Open-source Logic Analyzer gateware for various FPGA dev boards/replacement gateware for commercially available logic analyzers.

Verilog 154 19 Updated Jun 24, 2021

OLS is a $50 32 channel Logic Analyzer

Java 119 34 Updated Jul 25, 2011

Lightning Fast Serialization of Data Frames for R

R 626 41 Updated Sep 26, 2024

Covered is a Verilog code coverage utility using VCD/LXT/FST dumpfiles (or VPI interface) and the design to generate line, toggle, memory, combinational logic, FSM state/arc and assertion coverage …

C 32 11 Updated Oct 18, 2018

An open source multi-function instrument for everyone

Python 1,281 452 Updated Nov 5, 2024

Home of the Advanced Interface Bus (AIB) specification.

55 9 Updated Aug 30, 2022

An Open Source Link Protocol and Controller

Verilog 27 7 Updated Aug 1, 2021

1000BASE-X IEEE 802.3-2008 Clause 36 - Physical Coding Sublayer (PCS)

Verilog 22 16 Updated Jul 17, 2014

Linux device driver for dma buffer using dma_alloc_coherent()

C 4 5 Updated Jul 17, 2015

User space mappable dma buffer device driver for Linux.

C 649 182 Updated Aug 22, 2025

NVMe management command line interface.

C 1,666 694 Updated Oct 13, 2025

🍭 Cnblogs theme _ Basic theme : SimpleMemory

CSS 3,698 1,499 Updated Aug 25, 2025

《Hello 算法》:动画图解、一键运行的数据结构与算法教程。支持 Python, Java, C++, C, C#, JS, Go, Swift, Rust, Ruby, Kotlin, TS, Dart 代码。简体版和繁体版同步更新,English version in translation

Java 117,800 14,487 Updated Oct 7, 2025

Learn systemC with examples

C++ 122 28 Updated Dec 21, 2022

Place and route tool for FPGAs

C++ 422 72 Updated Jul 28, 2019
Next
点击 这是indexloc提供的php浏览器服务,不要输入任何密码和下载