+
Skip to content
View tymcauley's full-sized avatar

Block or report tymcauley

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

A SystemVerilog language server based on the Slang parser and library.

C++ 43 4 Updated Oct 10, 2025

Performant, batteries-included completion plugin for Neovim

Lua 5,417 305 Updated Oct 9, 2025

Low level access to RISC-V processors

Rust 1,009 184 Updated Sep 30, 2025
Scala 21 15 Updated Mar 10, 2025

ripgrep recursively searches directories for a regex pattern while respecting your gitignore

Rust 56,005 2,262 Updated Oct 11, 2025

A simple, fast and user-friendly alternative to 'find'

Rust 40,000 931 Updated Oct 3, 2025

an experiment to run plugin in firtool pipeline

C++ 9 Updated Oct 5, 2023

Rocket Chip Generator

Scala 3,572 1,190 Updated Sep 2, 2025

Maintained fork of ruifm's gitlinker, refactored with bug fixes, ssh aliases, blame support and other improvements.

Lua 233 10 Updated Sep 26, 2025

A modern alternative to ls

Rust 17,829 331 Updated Oct 9, 2025

Indent guides for Neovim

Lua 4,754 111 Updated Mar 17, 2025

Visual Studio Code inspired breadcrumbs plugin for the Neovim editor

Lua 879 46 Updated Aug 20, 2024

Use bitsized types as if they were a feature of rust.

Rust 189 23 Updated Sep 15, 2025

A GPU-accelerated cross-platform terminal emulator and multiplexer written by @wez and implemented in Rust

Rust 22,145 1,015 Updated Oct 5, 2025

Chisel: A Modern Hardware Design Language

Scala 4,430 641 Updated Oct 10, 2025

🏠🤖 Python API for TP-Link smarthome products

Python 1,499 230 Updated Oct 10, 2025

Flexible Intermediate Representation for RTL

Scala 747 179 Updated Aug 20, 2024

A Diplomatic Way of Designing and Implementing Asynchronous Circuits

Scala 6 Updated Sep 6, 2022

Circuit IR Compilers and Tools

C++ 1,925 380 Updated Oct 10, 2025

An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more

Scala 1,992 767 Updated Oct 9, 2025
点击 这是indexloc提供的php浏览器服务,不要输入任何密码和下载