-
Univ. of Sci. & Tech. of China Forever
- regymm.github.io
- @regymm0
Stars
- All languages
- AMPL
- ANTLR
- Assembly
- Batchfile
- Bluespec
- C
- C#
- C++
- CMake
- CSS
- Coq
- D
- Dockerfile
- Forth
- G-code
- Go
- HTML
- Java
- JavaScript
- Jupyter Notebook
- Kotlin
- LabVIEW
- Lua
- MATLAB
- Makefile
- Mathematica
- OpenSCAD
- PHP
- Python
- Riot
- Rust
- SCSS
- Scala
- Shell
- Swift
- SystemVerilog
- Tcl
- TeX
- TypeScript
- Typst
- VHDL
- Verilog
- Vim Script
- Vue
Comprehensive optical design, optimization, and analysis in Python, including GPU-accelerated and differentiable ray tracing via PyTorch.
GNSS-SDR, an open-source software-defined GNSS receiver
Low cost motion capture system for room scale tracking
RV-Debugger-BL702 Project, an opensource debugger implement
RSD: RISC-V Out-of-Order Superscalar Processor
Guacamole with docker-compose using PostgreSQL, nginx with SSL (self-signed)
Docker image for FreeRDP client with noVNC.
Authenticate Apache Guacamole users with PAM
An JLC PCB Fabrication Plugin for KiCad
Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples => https://www.chili-chips.xyz/open-cologne | Also see https:/…
A compact USB HID host FPGA core supporting keyboards, mice and gamepads.
A full analog GPS receiver using discrete rf components and TinyFPGA
A test case for stress testing Tang Nano 4K and 9K and Primer 20K (Gowin FPGAs)
The simplest and most complete UI for your private docker registry v2 and v3
Digital systems are clocked. This project is about constructing a high-Q clock by simmering an ordinary quartz crystal in a heavy numerical sauce. The best of all is that the sauce is not secret, b…
Small (Q)SPI flash memory programmer in Verilog
Affordable 2 GHz 3.2 GS/s 12 bit open-source open-hardware expandable USB oscilloscope
Convert Xilinx FPGA bitstream from the .bit format (as generated by Vivado) into the .bin format (as expected by Linux fpga_manager)