Pinned Loading

1. GenZ GenZ Public

   The open-source Zynq 7000 BSP generator for openXC7

   C 44 1

2. quasiSoC quasiSoC Public

   Linux capable RISC-V SoC designed to be readable and useful.

   Verilog 152 10

3. PYNQSDR PYNQSDR Public

   PYNQ-Z1 + AD936X openwifi capable SDR platform

   116 17

4. SqueakyBoard SqueakyBoard Public

   My self-designed ZYNQ-7010 4-layer developement board.

   TeX 32 6

5. ymmcu-ft2232 ymmcu-ft2232 Public

   FT2232HL JTAG & UART Downloader

   19 3

6. pcie_7x pcie_7x Public

   PCIe Endpoint on Xilinx 7-Series FPGAs with the PCIE_2_1 hard block and GTP transceivers

   Verilog 56 5