+
Skip to content
View kanndil's full-sized avatar

Highlights

  • Pro

Organizations

@AUCOHL @AUTOPIA-OS

Block or report kanndil

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
kanndil/README.md

Hi, I'm Youssef Kandil (@kanndil). Computer Engineering graduate from The American University in Cairo

🤖 TinyML & Edge AI 🔍 Computer Vision Hardware Acceleration
🛠️ EDA Tools ⚙️ RTOS Systems 🔄 SW/HW Co-design

🛠️ Featured Projects

❄️ Lighter - Power Revolution

Automatic Clock Gating

🔋 Dynamic power reduction

Explore Lighter

🧪 PodemQuest - GSoC 2024

Advanced ATPG Algorithm Implementation

Google Summer of Code 2024

View Project

🏎️ AUTOPIA - OS Innovation

AUTOSAR-Compliant MultiCore OS

🛡️ AUTOSAR compliance standards

Discover AUTOPIA

🎧 KWS MFCC Optimizer

Embedded Audio ML Enhancement

🔊 Keyword spotting acceleration

Learn More


📚 Publications & Research

🎤 AICAS 2025 - Efficient MFCC Computation for Keyword Spotting

Youssef Kandil and Mohammed Shalan
7th IEEE International Conference on Artificial Intelligence Circuits and Systems
📍 Bordeaux, France | April 28–30, 2025

WOSET 2024 - Lighter: Open-Source Automatic Clock Gating

Youssef Kandil and Mohamed Shalan
Workshop on Open Source EDA Technologies
🔗 Read Paper


📊 GitHub Analytics

GitHub Stats

GitHub Streak


🌐 Connect & Collaborate

Email LinkedIn Twitter

   Let's play chess!
 ---------------------
|   ♜ ♞ ♝ ♛ ♚ ♝ ♞ ♜   |
|   ♟ ♟ ♟ ♟ ♟ ♟ ♟ ♟   |
|     ░   ░   ░   ░   |
|   ░   ░   ░   ░     |
|     ░   ░ ♙ ░   ░   |
|   ░   ░   ░   ░     |
|   ♙ ♙ ♙ ♙   ♙ ♙ ♙   |
|   ♖ ♘ ♗ ♕ ♔ ♗ ♘ ♖   |
 ---------------------

Pinned Loading

  1. AUCOHL/Lighter AUCOHL/Lighter Public

    An automatic clock gating utility

    Verilog 50 5

  2. AUTOPIA-OS/MultiCore-OS AUTOPIA-OS/MultiCore-OS Public

    C 9 2

  3. PathView PathView Public

    An open-source tool for visualizing and analyzing timing paths extracted from Static Timing Analysis (STA) reports.

    HTML 3 1

  4. detr-tensorflow detr-tensorflow Public

    Forked from Visual-Behavior/detr-tensorflow

    Tensorflow implementation of DETR : Object Detection with Transformers

    Jupyter Notebook

  5. chipsalliance/yosys-f4pga-plugins chipsalliance/yosys-f4pga-plugins Public

    Plugins for Yosys developed as part of the F4PGA project.

    Verilog 83 50

  6. PodemQuest PodemQuest Public

    Path-Oriented Decision Making (PODEM) algorithm for Automatic Test Pattern Generation (ATPG).

    Python 1

点击 这是indexloc提供的php浏览器服务,不要输入任何密码和下载