+
Skip to content
View kammoh's full-sized avatar
:octocat:
:octocat:

Highlights

  • Pro

Block or report kammoh

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Starred repositories

Showing results

Apheleia Verification Library. A Python based HDL verification library sitting on top of cocotb

Python 25 5 Updated Jul 9, 2025

🪐 Markdown with superpowers — from ideas to papers, presentations and books.

Kotlin 8,567 186 Updated Jul 14, 2025

Fully defined liberty (std. cells in VLSI) data structure, efficient parser & formatter

Rust 16 2 Updated Jul 1, 2025

ASIC implementation flow infrastructure

Python 47 11 Updated Jul 10, 2025

A JavaScript implementation of the Citation Style Language (CSL) https://citeproc-js.readthedocs.io

JavaScript 335 91 Updated Mar 15, 2025

Process Rayon parallel processing with a traditional sequential Iterator

Rust 4 Updated May 14, 2024

Unsafely fast hashing algorithm 📈

Rust 937 32 Updated May 18, 2025

Mt-KaHyPar (Multi-Threaded Karlsruhe Hypergraph Partitioner) is a shared-memory multilevel graph and hypergraph partitioner equipped with parallel implementations of techniques used in the best seq…

C++ 147 30 Updated Jul 2, 2025

wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.

Rust 76 17 Updated Jul 8, 2025

Rust bindings for the Slang Verilog parser

Rust 3 2 Updated May 8, 2025

Native Rust implementation of the FST waveform format from GTKWave.

Rust 13 9 Updated Jul 14, 2025

Side-Channel Analysis Library

C++ 94 24 Updated Jul 10, 2025

Raspberry Pico powered Xilinx Virtual Cable - Xilinx JTAG Cable! This is now quite fast, thanks to tom01h! We also support JTAG + serial terminal over a single cable now. Now with (slow) WiFi suppo…

C 431 62 Updated Oct 27, 2024

The next generation of OpenLane, rewritten from scratch with a modular architecture

Python 302 65 Updated Feb 26, 2025

Version manager (and builder) for the Google sky130 and gf180mcu open-source PDKs

Python 66 14 Updated Jun 26, 2025

A Rust embedded HAL crate for LiteX cores

Rust 30 8 Updated Jun 16, 2025

Additional resources for simulation and testing of OpenROM that are not included in the OpenRAM repo.

SourcePawn 9 1 Updated May 14, 2025

scala plotting (charting, graphing) library

Scala 100 8 Updated Apr 10, 2025

sram/rram/mram.. compiler

Verilog 37 6 Updated Sep 11, 2023

Project X-Ray Database: XC7 Series

Makefile 6 6 Updated Jun 4, 2025

SKY130 ROM Compiler "YOLO" test for TinyTapeout 08

Verilog 1 Updated Sep 4, 2024

LiteX development baseboards arround the SQRL Acorn.

Python 67 10 Updated Mar 17, 2025

Version manager (and builder) for the Google sky130 and gf180mcu open-source PDKs

Python 1 Updated Apr 10, 2025

YPCB-00338-1P1 Hack

Tcl 56 17 Updated Jan 1, 2025

A Rocket-based RISC-V superscalar in-order core

Scala 33 5 Updated May 2, 2025

Hammer plugins for synopsys tools

Python 10 2 Updated Sep 9, 2024

Hammer plugins for Cadence tools

Python 11 4 Updated Jun 5, 2025

Simulate electronic circuit using Python and the Ngspice / Xyce simulators

Python 736 189 Updated Aug 13, 2024

Hardware Formal Verification Tool

Rust 57 14 Updated Jul 10, 2025
Next
点击 这是indexloc提供的php浏览器服务,不要输入任何密码和下载