+
Skip to content
View jpsety's full-sized avatar

Block or report jpsety

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

Quip Automation REST API for editing documents, folders, and users

Python 310 168 Updated Apr 10, 2025
JavaScript 8 3 Updated Oct 5, 2022

Playwright MCP server

TypeScript 15,017 1,085 Updated Jul 20, 2025

Browser MCP is a Model Context Provider (MCP) server that allows AI applications to control your browser

TypeScript 3,186 213 Updated Apr 24, 2025

SystemVerilog compiler and language services

C++ 792 166 Updated Jul 16, 2025

HDL symbol generator

Python 191 49 Updated Feb 2, 2023

SystemVerilog parser library fully compliant with IEEE 1800-2017

Rust 444 60 Updated Mar 4, 2025

Native Pager in SwiftUI

Swift 1,395 186 Updated Feb 16, 2024

An abstraction library for interfacing EDA tools

Python 703 209 Updated Jun 16, 2025

AHA! Website Source

CSS 18 33 Updated Jun 20, 2025

CaDiCaL SAT Solver

C++ 468 152 Updated Jul 18, 2025

List of awesome open source hardware tools, generators, and reusable designs

Python 2,100 200 Updated Mar 10, 2025

NeuroSAT: Learning a SAT Solver from Single-Bit Supervision

Python 285 58 Updated Mar 12, 2019

OpenTitan: Open source silicon root of trust

SystemVerilog 2,895 868 Updated Jul 19, 2025

Bus bridges and other odds and ends

Verilog 572 113 Updated Apr 14, 2025

Fixed Point Math Library for Verilog

Verilog 135 38 Updated Jul 17, 2014

An efficient minimal perfect hash function generator for small sets

C 11 2 Updated Dec 12, 2020

An Open-source FPGA IP Generator

Verilog 945 174 Updated Jul 18, 2025

Caliptra IP and firmware for integrated Root of Trust block

313 49 Updated Jul 19, 2025

Automatic SystemVerilog linting in github actions with the help of Verible

Python 35 15 Updated Oct 23, 2024

Verilog library for ASIC and FPGA designers

Verilog 1,315 296 Updated May 8, 2024
SystemVerilog 10 2 Updated Nov 2, 2023
SystemVerilog 204 65 Updated Mar 6, 2025

SVA examples and demonstration

SystemVerilog 16 4 Updated Sep 8, 2020

Digital timing diagram editor

JavaScript 1,015 166 Updated Jan 29, 2025

Tools for working with circuits as graphs in python

Verilog 122 13 Updated Nov 17, 2023

📚 A curated list of papers for Software Engineers

Python 5,928 288 Updated Jun 27, 2025

Code used in

SystemVerilog 189 29 Updated Jun 25, 2017

A Graph Data Structure in Pure Swift

Swift 777 80 Updated Apr 1, 2025
Next
点击 这是indexloc提供的php浏览器服务,不要输入任何密码和下载