+
Skip to content
View franout's full-sized avatar
👾
Sapere aude.
👾
Sapere aude.

Highlights

  • Pro

Organizations

@cad-polito-it

Block or report franout

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
franout/README.md

Hello world 👋

  • 🔭 I worked (hard!) on my PhD in Computer Engineering @ Politecnico di Torino on "System-Level-Test techniques for Automotive SoCs"
  • M.Sc. in Embedded Systems Engineering @ Politecnico di Torino, Italy, A.Y. 2020.
  • Erasmus Student @ Chalmers University of Technology during A.Y. 2019/2020
  • 🌱 I’m currently learning.
  • 👯 I’m looking to collaborate on Real-Time Operating Systems.

𝗠𝘆 𝗧𝗲𝗰𝗸 𝗦𝘁𝗮𝗰𝗸

Python C++ Shell AssemblyScript

Ansible Git GitLab GitHub

TCL - System Verilog - Verilog - VHDL

𝗦𝘁𝗮𝘁𝘀

franout's github stats

Top Langs

Popular repositories Loading

  1. tensorflow_for_pynqz2 tensorflow_for_pynqz2 Public

    tensorflor 2.1 wheel for pynq z2 ( zynq 7000 xilinx SoC ), cross compiled with different compiler's flags using the script provided by tensorflow for building it for rasberry

    Shell 8

  2. DLX_project DLX_project Public

    Deluxe RISC processor

    VHDL 5

  3. Cogitantium Cogitantium Public

    Hardware Accelerator for ML

    VHDL 5 1

  4. CTH_HPC CTH_HPC Public

    High parallel computing @ Chalmers University of technology

    C

  5. Testing_and_fault_tolerance Testing_and_fault_tolerance Public

    Testing_fault_tolerance

    VHDL

  6. DPL_termometer DPL_termometer Public

    Implementation of a termometer

    C 1

点击 这是indexloc提供的php浏览器服务,不要输入任何密码和下载