+
Skip to content
View fjpolo's full-sized avatar
🏉
xxx
🏉
xxx

Block or report fjpolo

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

Small projects for tinyQV Risc-V SoC

C 3 1 Updated Sep 4, 2025

Livecoding networked visuals in the browser

JavaScript 225 11 Updated Oct 27, 2022

The open-source DIY MIDI Controller for DJs.

C++ 197 42 Updated Oct 4, 2024

RISC-V emulation on NES

Assembly 1 Updated Aug 23, 2025

TinyQV Byte Peripheral Template

Python 5 16 Updated Aug 5, 2025

Personal project that automates resume adaptation using LLMs. Converts .docx resumes to Markdown, tailors them to job descriptions with GPT-4o-mini or Gemini, and exports clean HTML and PDF resumes…

Python 2 Updated Jun 24, 2025

A simple 16bit system-on-chip (SoC) consisting of a CPU and GPU

SystemVerilog 28 2 Updated Jun 3, 2025

Open Logic FPGA Standard Library

VHDL 794 86 Updated Sep 27, 2025

Open-source FPGA retro emulation handheld

Scala 606 36 Updated Aug 21, 2025

A Fourier Analysis analysis tool to compare audio produced by gaming hardware

C 77 8 Updated Oct 11, 2025

SDK for Greenwaves Technologies' GAP8 IoT Application Processor

C 149 81 Updated May 31, 2024

Central hub for RealtimeSanitizer and its associated tooling

C++ 143 4 Updated Sep 1, 2025

A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler feature.

VHDL 678 54 Updated Oct 5, 2025

Learning to do things with the Skywater 130nm process

84 11 Updated Oct 21, 2020

Project to use a Raspberry Pi as a NES graphics accelerator

Assembly 118 15 Updated Sep 4, 2019

A Basic programmable educational retro-minicomputer equipped with a MOS 6502

Verilog 12 2 Updated Feb 19, 2024
Assembly 2 2 Updated Aug 16, 2025

A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.

SystemVerilog 107 6 Updated Sep 6, 2025

RT-Thread is an open source IoT Real-Time Operating System (RTOS). https://rt-thread.github.io/rt-thread/

C 11,446 5,280 Updated Oct 11, 2025

PicoRV32 - A Size-Optimized RISC-V CPU

Verilog 3,704 861 Updated Jun 27, 2024

CPU Adventure 2 challenge from the Dragon CTF 2019

Mathematica 16 2 Updated May 22, 2025

CPU Adventure task from Dragon CTF 2019 teaser

Assembly 31 2 Updated May 22, 2025

RISC-V implementation of RV32I for FPGA board Tang Nano 9K utilizing on-board burst PSRAM, flash and SD card

SystemVerilog 40 2 Updated Sep 19, 2025

Commodore C64 core for the Tang Nano 20K Primer 25K Mega 60k Mega 138K Pro Console60k FPGA

VHDL 106 16 Updated Oct 9, 2025

FPGA implementation of DEC PDP-1 computer (1959) in Verilog, with CRT, Teletype and Console.

Verilog 190 16 Updated Jul 9, 2022

A minimal GPU design in Verilog to learn how GPUs work from the ground up

SystemVerilog 8,781 687 Updated Aug 18, 2024

OpenSource GPU, in Verilog, loosely based on RISC-V ISA

SystemVerilog 1,095 125 Updated Nov 22, 2024

RISC-V implementation of rv32i for FPGA board Tang Nano 9K utilizing on-board burst PSRAM and flash

Verilog 1 Updated Jun 24, 2024
Next
点击 这是indexloc提供的php浏览器服务,不要输入任何密码和下载