+
Skip to content
View akashlevy's full-sized avatar
😄
😄

Block or report akashlevy

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

ADC Performance Survey (ISSCC & VLSI Circuit Symposium)

Jupyter Notebook 205 39 Updated Jun 9, 2025

Official repository of the AWS EC2 FPGA Hardware and Software Development Kit

SystemVerilog 1,577 526 Updated Jul 1, 2025

An open source CPU design and verification platform for academia

C 107 26 Updated Sep 9, 2020

Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.

SystemVerilog 1,582 625 Updated Jul 2, 2025

Copilot Chat extension for VS Code

TypeScript 7,101 781 Updated Jul 13, 2025
C++ 77 8 Updated Jun 20, 2025
Python 45 9 Updated Jul 10, 2025

UNSUPPORTED INTERNAL toolchain builds

Shell 43 19 Updated Jul 10, 2025

Functional verification project for the CORE-V family of RISC-V cores.

Assembly 564 250 Updated Jul 3, 2025

wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.

Rust 76 17 Updated Jul 8, 2025

Python wrapper for verilator model

Python 86 37 Updated Feb 10, 2024

A tool for synthesizing Verilog programs

Verilog 95 11 Updated Jul 8, 2025

WAL enables programmable waveform analysis.

Python 155 23 Updated Jun 5, 2025

Parse FSDB waveform files

C++ 17 5 Updated Jan 18, 2024

All in one vscode plugin for HDL development

VHDL 844 62 Updated May 26, 2025

HAL – The Hardware Analyzer

C++ 676 84 Updated Jul 11, 2025

Klavis AI (YC X25): Open Source MCP integration for AI applications

Python 3,113 288 Updated Jul 9, 2025

Structural Netlist API (and more) for EDA post synthesis flow development

Verilog 111 15 Updated Jul 12, 2025

FPGA synthesis tool powered by equality saturation and program synthesis.

Rust 12 2 Updated Jul 8, 2025

FPGA synthesis tool powered by program synthesis

Racket 51 10 Updated Jul 6, 2025

End-to-end synthesis and P&R toolchain

Rust 85 6 Updated Jul 13, 2025

Test suite designed to check compliance with the SystemVerilog standard.

SystemVerilog 333 83 Updated Jul 13, 2025

Waveform Viewer Extension for VScode

TypeScript 208 7 Updated Jul 9, 2025

This project aims to be a collaborative effort to collect under one roof all the memristor models published to date.

C 123 43 Updated May 1, 2019

The official Python SDK for Model Context Protocol servers and clients

Python 16,053 2,040 Updated Jul 11, 2025

ABC: System for Sequential Logic Synthesis and Formal Verification

C 1,013 642 Updated Jul 9, 2025

⏩ Create, share, and use custom AI code assistants with our open-source IDE extensions and hub of models, rules, prompts, docs, and other building blocks

TypeScript 27,605 3,122 Updated Jul 12, 2025

The TypeScript AI agent framework. ⚡ Assistants, RAG, observability. Supports any LLM: GPT-4, Claude, Gemini, Llama.

TypeScript 14,971 919 Updated Jul 13, 2025

Bring back Clippy on Windows 10/11!

C# 334 37 Updated Jul 6, 2023
Next
点击 这是indexloc提供的php浏览器服务,不要输入任何密码和下载