+
Skip to content
View meriac's full-sized avatar

Highlights

  • Pro

Organizations

@SocioPatterns @blinkenlights @tiiuae

Block or report meriac

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

A python script to compare the actual BOM list and the one generated by JLCPCB assemble service

Python 3 Updated Dec 26, 2024

Blob-free logic analyzer firmware for FX3

C 83 8 Updated Aug 12, 2023

First SDR platform for IoT networks

C 178 30 Updated Feb 20, 2025

luckfox-pico sdk

C 515 243 Updated Aug 14, 2025

Tiny Tapeout 8

Verilog 13 17 Updated Oct 3, 2025

Examples for iCE40 UltraPlus FPGA: BRAM, SPRAM, SPI, flash, DSP and a working RISC-V implementation

Verilog 284 46 Updated Feb 11, 2024

PlutoSDR software port to LibreSDR

Shell 51 11 Updated Jan 31, 2025

Firmware with overclock support for LibreSDR (PlutoSDR clone with Zynq 7020), 27.5 MSPS sample rate over Gigabit Ethernet with libiio/PlutoSDR API

Shell 163 29 Updated Jan 21, 2024

USB DFU bootloader gateware / firmware for FPGAs

Verilog 69 17 Updated Oct 8, 2024

Ubuntu for Rockchip RK35XX Devices

Shell 3,620 429 Updated Sep 13, 2025

Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process

Verilog 18 6 Updated Mar 30, 2025

Demo board for TT04 and beyond

OpenSCAD 26 9 Updated Sep 11, 2025

LiteX based M2 SDR/RF FPGA board.

C 132 24 Updated Oct 9, 2025

Use USB oscilloscopes (e.g. Hantek) based on Cypress FX2 and AD9288 as general purpose ADC

C 15 3 Updated Feb 26, 2025

AIS receiver for RTL SDR dongles, Airspy R2, Airspy Mini, Airspy HF+, HackRF, SDRplay and SoapySDR

C++ 635 92 Updated Oct 8, 2025

Universal utility for programming FPGA

C++ 1,438 307 Updated Oct 2, 2025

A Python package for software-defined radio

Python 63 7 Updated May 12, 2025

Radio signal analyser

C++ 2,296 281 Updated Jul 30, 2024

A graphical user interface to monitor the GNSS-SDR status in real time

C++ 109 44 Updated Mar 10, 2024

A flexible framework for analyzing and transforming FPGA netlists. Official repository.

Python 99 23 Updated Feb 12, 2025

TMR utilities for the SpyDrNet project

Python 10 3 Updated Nov 7, 2023

multi-sdr-gps-sim generates a IQ data stream on-the-fly to simulate a GPS L1 baseband signal using a SDR platform like HackRF or ADLAM-Pluto.

C 235 58 Updated Jan 17, 2025

STM32H750VBT6/STM32H743VIT6 Core Board With 0.96'' TFT,TF Card,8MB QSPI FLASH,8MB SPI FLASH,DVP Port

C 379 144 Updated Feb 1, 2025

SDK sch&layout reference design and datasheet documention

C 64 16 Updated Feb 1, 2024

An Open Source GNSS Software Defined Radio Library

C 509 180 Updated Aug 26, 2015

Two RX-channel 6 GHz FMCW radar design files

VHDL 274 102 Updated May 5, 2023

You like pytorch? You like micrograd? You love tinygrad! ❤️

Python 30,247 3,657 Updated Oct 10, 2025

kplex marine data multiplexer

C 85 35 Updated Feb 25, 2024

Wireshark-compatible all-channel BLE sniffer for bladeRF, with wideband Bluetooth sniffing for HackRF and USRP

C 367 48 Updated Apr 16, 2025
Next
点击 这是indexloc提供的php浏览器服务,不要输入任何密码和下载