+
Skip to content
View AugustusWillisWang's full-sized avatar
  • Beijing
  • 10:11 (UTC +08:00)

Organizations

@nscscc2019 @OpenXiangShan

Block or report AugustusWillisWang

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
AugustusWillisWang/README.md

Hi there 👋

  • I am currently working on CPU micro‑architecture, mainly focus on the design of the load store unit (LSU)
  • Used to be the maintainer of XiangShan processor's load store unit (LSU)
  • Fan of Falcom 軌跡 Series and Genshin Impact 🌟

Pinned Loading

  1. OpenXiangShan/XiangShan OpenXiangShan/XiangShan Public

    Open-source high-performance RISC-V processor

    Scala 6.7k 823

  2. OpenXiangShan/difftest OpenXiangShan/difftest Public

    Modern co-simulation framework for RISC-V CPUs

    C++ 158 86

  3. OSCPU/NutShell OSCPU/NutShell Public

    RISC-V SoC designed by students in UCAS

    Scala 1.5k 254

点击 这是indexloc提供的php浏览器服务,不要输入任何密码和下载