+
Skip to content
View OrkunAliOzkan's full-sized avatar
💭
:)
💭
:)

Block or report OrkunAliOzkan

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

Embedded Systems Coursework 1

Rust 2 Updated Feb 17, 2023

Linux VR Desktop

Haskell 3,108 104 Updated Sep 17, 2025

Lecture notes on communication and signal processing related topics. For archival/reference purposes only.

38 21 Updated Oct 16, 2024

Generic Register Interface (contains various adapters)

SystemVerilog 130 32 Updated Aug 5, 2025

Simple single-port AXI memory interface

SystemVerilog 46 26 Updated Jun 7, 2024

RISC-V CPU in SystemVerilog & Custom Migen-based SoC Generator

Python 10 2 Updated Dec 29, 2021

AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication

SystemVerilog 1,383 314 Updated Oct 7, 2025

Automatic CPU speed & power optimizer for Linux

Python 6,827 323 Updated Sep 26, 2025

TFHE: Fast Fully Homomorphic Encryption Library over the Torus

C++ 1,293 181 Updated Sep 17, 2025

Arch Linux post-installation setup and config scripts

Shell 193 164 Updated Oct 27, 2021
Isabelle 33 20 Updated Oct 7, 2025

synthesiser for 3ds

C++ 3 Updated Jan 22, 2019
点击 这是indexloc提供的php浏览器服务,不要输入任何密码和下载