BibTeX record conf/dac/KongTSDL024

• > Home > conf/dac/KongTSDL024

@inproceedings{DBLP:conf/dac/KongTSDL024,
  author       = {Zichen Kong and
                  Xiyuan Tang and
                  Wei Shi and
                  Yiheng Du and
                  Yibo Lin and
                  Yuan Wang},
  editor       = {Vivek De},
  title        = {PVTSizing: {A} TuRBO-RL-Based Batch-Sampling Optimization Framework
                  for PVT-Robust Analog Circuit Synthesis},
  booktitle    = {Proceedings of the 61st {ACM/IEEE} Design Automation Conference, {DAC}
                  2024, San Francisco, CA, USA, June 23-27, 2024},
  pages        = {47:1--47:6},
  publisher    = {{ACM}},
  year         = {2024},
  url          = {https://doi.org/10.1145/3649329.3661850},
  doi          = {10.1145/3649329.3661850},
  timestamp    = {Thu, 20 Feb 2025 08:04:16 +0100},
  biburl       = {https://dblp.org/rec/conf/dac/KongTSDL024.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}